

MX-COM, INC. MiXed Signal ICs

DATA BULLETIN

MX029

Dual Digitally Controlled Amplifier


PRELIMINARY INFORMATION

Features

- 2 Digitally Controlled Amplifiers
- $\pm 48\text{dB}$ Gain/Attenuation in 2dB Steps + Mute
- Individual Control with a 14-Bit Serial Word
- Separate Fixed Gain Buffer Amplifier

Applications

- Cellular and LMR Radios
- PABX's, Electronic Mail, TAM's
- Automatic Test Equipment
- Remote Gain Adjustments
- Digitally Set Audio Control Levels



The MX029 Digitally Controlled Amplifier Array replaces audio level controls in radio and wireline communications applications. It is a single-chip LSI circuit comprised of two discrete, digitally controlled gain sections. Each section has 48 distinct gain steps ($\pm 48\text{dB}$ of range in 2dB steps) plus MUTE.

As shown in Figure 1, both gain stages have switchable inputs. This switching allows for selection of three different input signals on one channel and two on the other channel. One of the channels also has output switching. In addition to two digitally controlled gain stages, there is a general purpose inverting amplifier. The gain of this amplifier is controlled externally via negative feedback. Control of each gain control section is accomplished through the serial interface. All switching is accomplished using controlled rise and fall times, thereby assuring no transients (clicks or pops).

The MX029 requires a single 5-volt supply and is available in the following packages: 16-pin SOIC (MX029DW), 16-pin CDIP (MX029J), and 24-pin TSSOP (MX029TN).

CONTENTS

Section	Page
1. Block Diagram	3
2. Signal List	4
3. External Components	5
4. Application	5
4.1 Recommendations	5
5. Control Data and Timing.....	6
6. Performance Specification	8
6.1 Electrical Performance	8
6.1.1 Absolute Maximum Ratings	8
6.1.2 Operating Limits.....	8
6.1.3 Operating Characteristics	9
6.2 Serial Interface Timing	10
6.3 Packaging.....	11

MX-COM, Inc. reserves the right to change specifications at any time and without notice.

1. Block Diagram





Figure 1: Device Block Diagram

2. Signal List

Pin No.		Type	Description
J, DW	TN		
1	1	Serial Clock	This external clock input is used to “clock in” the Control Data. See Figure 4 for timing information. This input has an internal 1M Ω pullup resistor.
2	4	Control (Data)	Input: Operation of the two amplifier channels (Ch1 - Ch2) is controlled by the data entered serially at this pin. The data is entered (bit 13 to bit 0) on the rising edge of the external Serial Clock. The data format is described in Tables 1-5 and Figure 3. This input has an internal 1M Ω pullup resistor.
3	5	Load/ $\overline{\text{Latch}}$	This function governs the loading and execution of the control data. During serial data loading this input should be kept at a logical “1” to ensure that data rippling past the latches has no effect. When all 14 bits have been loaded this input should be strobed “1 - 0 -1” to latch the new data in. Data is executed on the rising edge of the strobe.
4	6	Ch 1 Input 1	Analog Input.
5	7	Ch 1 Input 2	Analog Input.
6	8	Ch 2 Input 1	Analog Input.
7	9	Ch 2 Input 2	Analog Input.
8	12	V _{SS}	Negative supply (GND).
9	13	V _{BIAS}	The output of the on-chip bias circuitry, held at V _{DD} /2.
10	16	Ch 1 Input 3	Analog Input. Normally used for FSK data.
11	17	Ch 2 Output	Analog Output.
12	18	Ch 1 Output	Analog Output.
13	20	Ch 1 Output	Analog Output.
14	21	Universal Amp Out	Output from general purpose amplifier.
15	23	Universal Amp In	Inverting input to general purpose amplifier.
16	24	V _{DD}	Positive supply rail. A single +5-volt power supply is required.
	2, 3, 10, 11, 14, 15, 19, 22	N/C	No internal connection

3. External Components



C1 to C5	Note 1	0.1 μ F	\pm 20%
C6		1.0 μ F	\pm 20%

Notes:

1. Analog input capacitors C1 to C5 are only required for a.c. input signals; d.c. input signals do not require these components.

Figure 2: Recommended External Components

4. Application

4.1 Recommendations

To avoid noise and instability the following practices are recommended:

1. Use a clean, well-regulated power supply.
2. Keep leads short.
3. Inputs and outputs should be shielded wherever possible.
4. Analog tracks should not run parallel to digital tracks.
5. A "Ground Plane" connected to Vss will assist in eliminating external pick-up on the channel input and output pins.
6. Avoid running High Level Outputs adjacent to Low Level Inputs.

5. Control Data and Timing

The gain and I/O signal path for each section (Channels 1 and 2) is set individually by a 14-bit data word (D0 to D13). Data is loaded on the rising edge of the Serial Clock. Loaded data is executed on the rising edge of the Load/Latch pulse. The 14-bit word consists of 1 channel address bit (D7) for selection of the channel to be programmed, 6 bits for setting the gain/attenuation level (D8-D13), 3 bits for input selection (D4 and D6), and 4 bits for output settings (D0-D3). This format is illustrated in Figure 3.

D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
ΔG SET	ΔG SET	ΔG SET	ΔG SET	ΔG SET	ΔG SET	CHAN ADDR	IN SEL	IN SEL	IN SEL	OUT SET	OUT SET	OUT SET	OUT SET
GAIN/ATTN LEVEL						CHANNEL ADDRESS	INPUT SELECT			OUTPUT SETTINGS			

Figure 3: Data Word Format

Tables 1-5 show how the data word is used to control channel selection, gain/attenuation, input selection and output settings, respectively.

To calculate the data word used to control channel gain/attenuation use the following formula:

$$25 + \left(\frac{\text{gain dB}}{2} \right) = \text{The decimal equivalent of binary Data Word}$$

For example: using a gain of +34dB,

$$25 + \left(\frac{+34\text{dB}}{2} \right) = 42 = \$2A = \frac{D13-D8}{101010}$$

D13	D12	D11	D10	D9	D8	GAIN SET (dB)
0	0	0	0	0	0	MUTE
0	0	0	0	0	1	-48
0	0	0	0	1	0	-46
0	0	0	0	1	1	-44
0	1	1	0	0	1	0
1	0	1	1	1	0	+42
1	0	1	1	1	1	+44
1	1	0	0	0	0	+46
1	1	0	0	0	1	+48
1	1	0	0	1	0	+48
1	1	0	0	1	1	+48

Table 1: Gain/Attenuation Level

D7	Channel Selected
0	1
1	2

Table 2: Channel Selection

D6	D5	D4	INPUTS SELECTED
0	0	0	NONE
0	0	1	1
0	1	0	2
0	1	1	1 & 2
1	0	0	3
1	0	1	1 & 3
1	1	0	2 & 3
1	1	1	1, 2, & 3

Table 3: Input Select

D3	D2	OUTPUT 2 SETTINGS
0	0	high impedance
0	1	amplifier output
1	0	V_{SS}
1	1	V_{BIAS}

Table 4: Settings for Output 2 (Ch 1 only)

D1	D0	OUTPUT 1 SETTINGS
0	0	high impedance
0	1	amplifier output
1	0	V_{SS}
1	1	V_{BIAS}

Table 5: Settings for Output 1

6. Performance Specification

6.1 Electrical Performance

6.1.1 Absolute Maximum Ratings

Exceeding these maximum ratings can result in damage to the device.

General	Min.	Max.	Units
Supply ($V_{DD}-V_{SS}$)	-0.3	7.0	V
Voltage on any pin to V_{SS}	-0.3	($V_{DD} + 0.3$)	V
Current			
V_{DD}	-30	30	mA
V_{SS}	-30	30	
Any other pin	-20	20	mA
Total Allowable Power Dissipation at T_{AMB} 25°C		800	mW Max.
Derating above T_{AMB} 25°C		10	mW/°C above T_{AMB} 25°C
Operating temperature	-40	85	°C
Storage temperature	-55	125	°C

6.1.2 Operating Limits

Correct operation of the device outside these limits is not implied.

	Min.	Typ.	Max.	Units
V_{DD}	4.5	5.0	5.5	V
Operating temperature	-40		85	°C

6.1.3 Operating Characteristics

For the following conditions unless otherwise specified:

$$V_{DD} = 5.0V, T_{AMB} = 25^{\circ}C$$

Audio level 0dB ref. = 775mV_{RMS}

	Notes	Min.	Typ.	Max	Units
Current:					
All Stages Operating			3.0		mA
Digital Inputs					
Input Logic "1"		3.5			V
Input Logic "0"				1.5	V
Digital Input Impedance		0.5	1.0		MΩ
Gain Control Amplifier Stages					
Bandwidth (-3dB)	1	3.3			kHz
Output Impedance			1.0	2.0	kΩ
Total Harmonic Distortion	2, 4		0.35	0.5	%
Interstage Isolation			60.0		dB
Gain/Attenuation		46	48		dB
Gain/Attenuation Steps (48 total)			2.0		dB
Step Error				0.4	dB
Input Impedance		50.0			kΩ
Input Referred Offset Voltage (V_{IOS})			10		mV
Universal Amplifier					
Bandwidth (-3dB)	3	10			kHz
Output Impedance			1.0	2.0	kΩ
Total Harmonic Distortion	3		0.35	0.5	%
Open Loop DC Gain			60		dB

Notes:

1. Gain set to maximum (+48 dB)
2. Gain Set 0dB. Input Level 1kHz -3.0dB (549mV_{rms})
3. Gain externally set to 10 dB.
4. With a 100k load on the output.

6.2 Serial Interface Timing

	Parameter	Min.	Typ.	Max.	Units
t_{PWH}	Serial Clock "High" Pulse Width	250			ns
t_{PWL}	Serial Clock "Low" Pulse Width	250			ns
t_{DS}	Data Set-up Time	150			ns
t_{DH}	Data Hold Time	50			ns
t_{LLO}	Load/Latch Over Time			0	ns
t_{LLD}	Load/Latch Delay	200			ns
t_{LLW}	Load/Latch Pulse Width	150			ns
	Serial Data Clock Frequency			2.0	MHz




Figure 4: Serial Timing Diagram

6.3 Packaging




Figure 5: 24-pin TSSOP Mechanical Outline: Order as part no. MX029TN




Figure 6: 16-pin SOIC Mechanical Outline: Order as part no. MX029DW




Figure 7: 16-pin CDIP Mechanical Outline: Order as part no. MX029J