

SPECIFICATIONS FOR LCD MODULE

Module No. JHB320240B

E-mail: sales@jhlcd.com Website: www.jhlcd.com

JHB320240B VER: 4.01 - 0 - Issue date: 2013/08/01

TABLE OF CONTENTS

LC1	M NUMBER SYSTEM	2
1.	GENERAL DESCRIPTION	3
2.	FEATURES	3
3.	MECHANICAL SPECIFICATION	3
	MECHANICAL DIMENSION	
5.		
6.	ELECTRICAL CHARACTERISTICS	
7 .	MODULE FUNCTION DESCRIPTION	
8.	ELECTRO-OPTICAL CHARACTERISTICS	
	PRECAUTIONS FOR USING LCD MODULES	
	USING LCD MODULES	
	REVISION HISTORY	
SAI	MPLE APPROVED REPORT	.49



LCM Number System



JHB320240B VER: 4.01 - 2 - Issue date: 2013/08/01

1. GENERAL DESCRIPTION

The JHB320240B is a 320 x 240 Dots Graphics LCD module. It has a STN panel composed of 320 segments and 240 commons. The LCM can be easily accessed by micro-controller via parallel interface.

2. FEATURES


Diaglass Mada	Transmissive and Negative
Display Mode	STN(BLUE) module
Display Format	Graphic 320 x 240 dots
Input Data	Parallel data input from MPU
Multiplexing Ratio	1/240 Duty
Bias	1/16 Bias
Viewing Direction	6 O'clock
Backlight	LED(WHITE)

3. MECHANICAL SPECIFICATION

Item	Specifications	Unit
Dimensional outline	160.0 x 109.0 x11.0(max)	mm
Resolution	320segs x 240coms	dots
View area	122.0(W) x 92.0(H)	mm
Active area	115.17(W) x 86.37(H)	mm
Dots pitch	0.36 (W)×0.36(H)	mm
Dots size	0.33(W)×0.33(H)	mm

JHB320240B VER: 4.01 - 3 - Issue date: 2013/08/01

4. MECHANICAL DIMENSION



JHB320240B VER: 4.01 - 4 - Issue date: 2013/08/01

5. MAXIMUM RATINGS

Item	Symbol	Min	Max	Unit	Note
G 1 1	V_{DD} - V_{SS}	-0.3	7.0	V	
Supply voltage	V_{LCD}	-0.3	30.0	V	
Input Voltage	$V_{\rm IN}$	-0.3	V _{DD} +0.3	V	
Operating temperature	T_{OPR}	-20	+70	$^{\circ}$ C	
Storage temperature	T_{STR}	-30	+80	$^{\circ}$ C	
Humidity			90	%RH	

6. ELECTRICAL CHARACTERISTICS

Item		Symbol	Condition	Min.	Тур.	Max.	Unit
Supply Voltage	Logic	$V_{\scriptscriptstyle DD}$	<u></u>		5.0	5.5	V
Imput Valtage	H level	V _{IH}		$0.8V_{\mathrm{DD}}$		$V_{\scriptscriptstyle DD}$	17
Input Voltage	L level	$V_{\rm IL}$		V_{ss}		$0.2V_{\mathrm{DD}}$	V
Current Consur (LCD DRIV	•	I_{DD}	V_{DD} =5.0V; V_{LCD} =25.0V, T_{amb} =25°C;		90	120	mA
LCD Driving V	oltage	V_{LCD}	Bias=1/16 VLCD=VDD-V0	24.5	25	25.5	V
Power Supply for	or LED	$v_{\rm f}$	If=150mA	2.9	3.1	3.3	V
Current Consur (With LED Back	•	${ m I}_{ m LED}$	$V_{\text{DD}} = 5.0 \text{V};$ $V_{\text{LED}} = 3.1 \text{V}, T_{\text{amb}} = 25 ^{\circ}\text{C};$		150	200	mA

JHB320240B VER: 4.01 - 5 - Issue date: 2013/08/01



7. MODULE FUNCTION DESCRIPTION

7.1. PIN DESCRIPTION

7.1.1. INTERFACE WITH CONTROLLER

Pin No.	Symbol	Description
1	VSS	Power supply for Ground(0V)
2	VDD	Power supply for positive(+5V)
3	VO	Contrast adjustment voltage
4	/RD	Read signal
5	/WR	Write signal
6	A0	Data type select
7	DB0	
8	DB1	
9	DB2	
10	DB3	8-bit bi-directional data bus
11	DB4	
12	DB5	
13	DB6	
14	DB7	
15	/CS	Chip signal
16	/RST	Reset signal
17	VLCD	Power supply voltage for LCD
18	FG	Frame GND
19	LEDA	Power Supply for LED Positive
20	LEDK	Power Supply for LED Negative

JHB320240B VER: 4.01 - 6 - Issue date: 2013/08/01



7.1.2. INTERFACE WITHOUT CONTROLLER


Pin No.	Symbol	Description
1	DB0	Data Bit 0
2	DB1	Data Bit1
3	DB2	Data Bit2
4	DB3	Data Bit3
5	/DISPOFF	Display OFF Signal, Active Low
6	FLM	Frame Start Signal
7	NC	No Connect
8	CL1	Common Driver Data Shift Signal
9	CL2	Clock Pulse for Segment Shift Register
10	VDD	Power Supply for Positive (+5V)
11	VSS	Power Supply for Ground
12	VEE	Negative Voltage for LCD Power Supply
13	VO	Contrast Adjustment Voltage
14	FGND	Frame Ground

JHB320240B VER: 4.01 - 7 - Issue date: 2013/08/01

7.2 TIMING CHARACTERISTICS

1. SYSTEM BUS READ/WRITE CHARACTERISTIC

System bus READ/WRITE timing I (8080)



System bus READ/WRITE timing I (8080)

 $Ta = -20 \text{ to } 75^{\circ}\text{C}$

Signal	Symbol	Symbol Parameter	Darameter	Rat	ing	Unit	Condition
Signal	Symbol	Symbol Farameter	min	max	Onit	Condition	
A0, CS	tan8	Address hold time	10	_	ns		
A0, C3	taw8	Address setup time	30	_	ns		
WR, RD	tcyc	System cycle time	(1)	_	ns		
WK, KD	tcc	Strobe pulsewidth	220	_	ns	CL = 100	
	tDS8	Data setup time	120	_	ns	рF	
D0 to D7	tDH8	Data hold time	10	_	ns		
D0 t0 D7	tACC8	RD access time	_	120	ns		
	tонв	Output disable time	10	50	ns		


Note: tcyc = 2tc + tcc + tcea + 75 > tacv + 245:

memory control/movement control commands:

= 4t_C + t_{CC} + 30: all other commands:

JHB320240B VER: 4.01 - 8 - Issue date: 2013/08/01

System bus READ/WRITE timing II (6800)



System bus READ/WRITE timing II (6800)

Ta = -20 to 75°C


Signal	Symbol Parameter	Rat	ting	Unit	Condition	
	Symbol	rarameter	min	max	Onit	Condition
A0, CS	tAH6	Address hold time	10	_	ns	
R/W	tAW6	Address setup time	30	_	ns	
1000	tCYC6	System cycle time	(1)	_	ns	CL=100pF+1TTL
	tDS6	Data setup time	120	_	ns	pF
D0 to D7	tDH6	Data hold time	10	_	ns] "
00 10 07	tACC6	Access time	_	120	ns	
	toH6	Output disable time	10	50	ns	
E	tEW	Enable pulse width	220	_	ns	

tCYC6 means a cycle of (CS.E) not E alone.



JHB320240B VER: 4.01 - 9 - Issue date: 2013/08/01

Display memory READ timing



Display memory READ timing

Ta = -20 to 75°C


Cianal	Symbol	Symbol Parameter -	Rat	ting	I Imit	Condition
Signal			min	max	Unit	Condition
EXT Ø0	tc	Clock cycle	100	_	ns	
VCE	tw	VCE high level pulse width	tc-40	_	ns	
VCE	tce	VCE low level pulse width	2tc-40	_	ns	
VA0	tcyr	Read cycle time	(1)	_	ns	
to VA15	tasc	VCE address setup time (fall)	tc-45	_	ns	CL = 100PF
to VATS	tahc	VCE address hold time (fall)	2tc-40	_	ns	+1TTL
VR/W	trcs	VCE read cycle setup time (fall)	tc-45	_	ns	
V FV/VV	trch	VCE read cycle hold time (fall)	tc/2-35	_	ns	
	tACV	Address access time	_	(2)	ns	
VD0	tCEA	VCE access time	_	(3)	ns	
to VD7	toH2	Output data hold time	0	_	ns	
	tCE2	VCE data off time	0	_	ns	

Note: 1. t_{CYR} = 3t_C

2. t_{ACV} = 3t_C -120

3. t_{CEA} = 2t_C -120

Display memory WRITE timing



Display memory WRITE timing

Ta = -20 to 75°C


Cianal	Symbol	Symbol Parameter	Rating		Heit	Condition
Signal		Parameter	min	max	Unit	Condition
EXT Ø0	tc	Clock cycle	100	_	ns	
VCE	tw	VCE high level pulse width	tc-40	_	ns	
VCE	tce	VCE low level pulse width	2tc-40	_	ns	
	tcyw	Write cycle time	3tc	_	ns	
	tahc	VCE address hold time (fall)	2tc-40	_	ns	
VA0	tasc	VCE address setup time (fall)	tc-55	_	ns	CL = 100PF
to VA15	tca	VCE address hold time (rise)	5	_	ns	+1TTL
	tAS	VR/W address setup time (fall)	0	_	ns	
	tAH2	VR/₩ address hold time (rise)	15	_	ns	
VR/W	twsc	VCE write setup time (fall)	tc-55	_	ns	
VP/VV	twnc	VCE write hold time (fall)	tc2-40	_	ns	
VD0	tosc	∇CE data input setup time (fall)	twsc-10	_	ns	
	tDHC	VCE data input hold time (fall)	2tc-30	_	ns	
to VD7	tDH2	VR/W data hold time (rise)	10*	50	ns	

^{*} Lines VD0 to VD7 are latched.

JHB320240B VER: 4.01 - 11 - Issue date: 2013/08/01

2. DISPLAY CONTROL OUTPUT TIMING

LCD control timing



LCD control timing


JHB320240B VER: 4.01 - 12 - Issue date: 2013/08/01



Ta = -20 to 75°C

0:1	0 1 1	Symbol Parameter	Rat	ing	Unit	0
Signal	Symbol		min	max		Condition
EXT Ø0	tc	Clock cycle	100	_	ns	
	tr	VCE high level pulse width	_	35	ns	
	tf	VCE low level pulse width	_	35	ns	
XSCL	tcx	Shift clock cycle time	4tc	_	ns	
ASCL	twx	XSCL clock pulse width	tCX2-80	_	ns	
XD0	tDH	X-data hold time	tcx2-100		ns	VDD = 5.0V
to XD3	tDS	X-data setup time	tcx2-100		ns	±10%
LP	tLS	Latch data setup time	tcx2-100	_	ns	CL=150F
	twL	LP signal pulse width	tCX4-80	_	ns	
	tL1	XECL setup time	tcx3-100	_	ns	
	tL2	XECL data hold time	tc-30	_	ns	
XECL	ts1	Enable setup time	tc-30	_	ns	
	ts1	Enable delay time	tc-30	_	ns	
	twxE	XECL clock pulse width	tcx3-80	_	ns	
WF	tDF	Time allowance of WF delay	_	100	ns	
YSCL	tLD	LP delay time against YSCL	tcx4-100	_	ns	
1000	twy	YSCL clock pulse width	tCX4-80	_	ns	
YD	tDHY	Y-data hold time	tcx6-100	_	ns	

3. OSCILLATOR TIMING



Oscillator timing

Ta = -20 to 75°C


Signal	Symbol	Parameter	Rat	ing	Unit	Condition
Signai	Symbol	Parameter	min	max	Onit	Condition
CLO	tosp	Time to stable CLO output after power ON	_	3	ms	RES = H
CLO	toss	Time to stable CLO output after sleep OFF	_	1	ms	20 pF
	tRCL	External clock rise time	_	15	ns	
	tFCL	External clock fall time	_	15	ns	
EXTø0	twn	External clock high-pulse width	Note 1	Note 2	ns	
	twL	External clock low-pulse width	Note 1	Note 2	ns	
	tcL	External clock cycle	100	_	ns	

- (t_C t_{RCL} t_{FCL}) X 475/1000 < t_{WH}, t_{WL}
- 2. (tc t_{RCL} t_{FCL}) X 525/1000 > t_{WH}, t_{WL}



JHB320240B VER: 4.01 - 14 - Issue date: 2013/08/01

4. SLEEP IN COMMAND TIMING



SLEEP IN command timing

Ta = -20 to 75°C

Signal	Symbol	Parameter	VDD = 4.	5 to 5.5V	VDD = 2.	7 to 4.5V	Unit	Condition
Signal	Symbol	Faranieter	min	max	min	max	Onic	Condition
WR	twrp	VCE falling-edge delay time	See note 1	_	See note 1		ns	CL = 100
WK	twrL	YDIS falling-edge delay time	_	See note 2	_	See note 2	ns	pF


Notes:

- 1. $t_{WRD} = 18t_{C} + t_{OSS} + 40$ (t_{OSS} is the time delay from the sleep state until stable operation)
- 2. $t_{WRL} = 36t_C \times [TC/R] \times [L/F] + 70$



JHB320240B VER: 4.01 - 15 - Issue date: 2013/08/01

5.EXTERNAL OSCILLATOR SIGNAL



External oscillator signal timing

 $Ta = -20 \text{ to } 75^{\circ}\text{C}$

Cianal	Sumbal	Parameter	V DD = 4.	5 to 5.5V	VDD = 2.	7 to 4.5V	Unit	Condition
Signal	Symbol	Parameter	min max		min max		Unit	Condition
	tRCL	External clock rise time	_	15	_	15	ns	
	tFCL	External clock fall time	_	15	_	15	ns	
EXT $\phi 0$	twH	External clock HIGH-level pulsewidth	See note 1	See note 2	See note 1	See note 2	ns	
	twL	External clock LOW-level pulsewidth	See note 1	See note 2	See note 1	See note 2	ns	
	tc	External clock period	100	_	125	_	ns	


Notes:

1.
$$(tc - tRCL - tFCL) \times \frac{475}{1000} \le tWH$$
, tw.

2.
$$(tc - tRCL - tFCL) \times \frac{525}{1000} > twH, twL$$

7.3 APPLICATION OF LCM


■Circuit Block Diagram



JHB320240B VER: 4.01 - 16 - Issue date: 2013/08/01



■Schematic Diagram



7.4 TABLE OF COMMANDS

Table 1. The Command Set

Class	Command		Code									Hex	Command Description	Comi Re Paran	ad	
		RD	WR	Α0	D7	D6	D5	D4	D3	D2	D1	D0			No. of Bytes	Sec- tion
System	SYSTEM SET	1	0	1	0	1	0	0	0	0	0	0	40	Initialize device and dis- play	8	3.2.1
CONTO	SLEEPIN	1	0	1	0	1	0	1	0	0	1	1	53	Enter standby mode	0	3.2.2
	DISP ON/OFF	1	0	~	0	1	0	1	τ-	0	0	D	58, 59	Enable and disable dis- play and display flashing	1	3.3.1
	SCROLL	1	0	1	0	1	0	0	0	1	0	0	44	Set display start address and display regions	10	3.3.2
	CSRFORM	1	0	1	0	1	0	1	1	1	0	1	5D	Set cursor type	2	3.3.3
Display control	CGRAM ADR	1	0	1	0	1	0	1	1	1	0	0	5C	Set start address of char- acter generator RAM	2	3.3.6
CONTROL	CSRDIR	1	0	1	0	1	0	0	1	1	CD 1	CD 0	4C to 4F	Set direction of cursor movement	0	3.3.4
	HDOT SCR	1	0	1	0	1	0	1	1	0	1	0	5A	Set horizontal scroll pos- ition	1	3.3.7
	OVLAY	1	0	1	0	1	0	1	1	0	1	1	5B	Set display overlay for- mat	1	3.3.5
Drawing	CSRW	1	0	1	0	1	0	0	0	1	1	0	46	Set cursor address	2	3.4.1
control	CSRR	1	0	1	0	1	0	0	0	1	1	1	47	Read cursor address	2	3.4.2
Memory	MWRITE	1	0	1	0	1	0	0	0	0	1	0	42	Write to display memory	_	3.5.1
control	MREAD	1	0	1	0	1	0	0	0	0	1	1	43	Read from display mem- ory		3.5.2

Notes:

- In general, the internal registers of the RA8835/SED1335F0A are modified as each command parameter is input. However, the microprocessor does not have to set all the parameters of a command and may send a new command before all parameters have been input. The internal registers for the parameters that have been input will have been changed but the remaining parameter registers are unchanged.
 - 2-byte parameters (where two bytes are treated as one data item) are handled as follows:
 - a. CSRW, CSRR: Each byte is processed individually. The microprocessor may read or write just the low byte of the cursor address.
 - SYSTEM SET, SCROLL, CGRAM ADR: Both parameter bytes are processed together. If the command is changed after half of the parameter has been input, the single byte is ignored.
- 2. APL and APH are 2-byte parameters, but are treated as two 1-byte parameters.




7.5 SYSTEM CONTROL COMMANDS

JHB320240B VER: 4.01 - 18 - Issue date: 2013/08/01

7.5.1 SYSTEM SET

Initializes the device, sets the window sizes, and selects the LCD interface format. Since the command sets the basic operating parameters of the RA8835

/SED1335F0A an incorrect SYSTEM SET command may cause other commands to operate incorrectly.



SYSTEM SET instruction



JHB320240B VER: 4.01 - 19 - Issue date: 2013/08/01

7.5.1.1 C

This control byte performs the following:

- 1. Resets the internal timing generator
- 2. Disables the display
- 3. Cancels sleep mode

Parameters following P1 are not needed if only canceling sleep mode. as character generator RAM, and the CG RAM2 address space is treated as character generator ROM.

M1 = 1: 64 char CG RAM + CG RAM2

The CG RAM1 and CG RAM2 address spaces are contiguous and are both treated as character generator RAM.

7.5.1.2 MO

Selects the internal or external character generator ROM. The internal character generator ROM contains $160, 5 \times 7$ pixel characters. These characters are fixed at fabrication by the metalization mask. The external character generator ROM can contain up to 256 user-defined characters.

M0 = 0: Internal CG ROM M0 = 1: External CG ROM

Note that if the CG ROM address space overlaps the display memory address space, that portion of the display memory cannot be written to.

7.5.1.3 M1

Selects the CG RAM area for user-definable characters. The CG RAM codes are selected from the 64 codes shown in Figure 59.

M1 = 0: CG RAM1; 32 char

The CGRAM1 and CGRAM2 address spaces are not contiguous, the CGRAM1 address space is treated

7.5.1.4 M2

Selects the height of the character defined in external CGROM and CGRAM. Characters more than 16 pixels high can be displayed by creating a bitmap for each portion of each character and using the SED1330F/1335F/1336F's graphics mode to reposition them.


M2 = 0: 8-pixel character height (2716 or equivalent ROM)

M2 = 1: 16-pixel character height (2732 or equivalent ROM)


7.5.1.5 W/S

Selects the LCD drive method.

W/S = 0: Single-panel drive W/S = 1: Dual-panel drive




Single-panel display



Dual-panel display

JHB320240B VER: 4.01 - 21 - Issue date: 2013/08/01



Left-and-right two-panel display

Table 3. LCD parameters

Parameter	W/S	= 0	W/S	5 = 1
Parameter	IV = 1	IV = 0	IV = 1	IV = 0
C/R	C/R	C/R	C/R	C/R
TC/R	TC/R	TC/R (see note 1)	TC/R	TC/R
L/F	L/F	L/F	L/F	L/F
SL1	00H to L/F	00H to L/F + 1 (see note 2)	(L/F) / 2	(L/F) / 2
SL2	00H to L/F	00H to L/F + 1 (see note 2)	(L/F) / 2	(L/F) / 2
SAD1	First screen block	First screen block	First screen block	First screen block
SAD2	Second screen block	Second screen block	Second screen block	Second screen block
SAD3	Third screen block	Third screen block	Third screen block	Third screen block
SAD4	Invalid	Invalid	Fourth screen block	Fourth screen block
Cursor move- ment range	Continuous moveme	nt over whole screen		w configuration: nt over whole screen

Notes:

- 1. See table 31 (page 105) for further details on setting the C/R and TC/R parameters when using the HDOT SCR command.
- 2. The value of SL when IV = 0 is equal to the value of SL when IV = 1, plus one.



JHB320240B VER: 4.01 - 22 - Issue date: 2013/08/01

7.5.1.6 IV

Screen origin compensation for inverse display. IV is usually set to 1.

The best way of displaying inverted characters is to Exclusive-OR the text layer with the graphics background layer. However, inverted characters at the top or left of the screen are difficult to read as the character origin is at the top-left of its bitmap and there are no background pixels either above or to the left of these characters.


The IV flag causes the RASS35/SED1335F0A to offset the text screen against the graphics back layer by one vertical pixel. Use the horizontal pixel scroll function (HDOT SCR) to shift the text screen 1 to 7 pixels to the right. All characters will then have the necessary surrounding background pixels that ensure easy reading of the inverted characters.

See Section 5.5 for information on scrolling.

IV = 0: Screen top-line correction

IV = 1: No screen top-line correction (no

offset)



IV and HDOT SCR adjustment

7.5.1.7 T/L

Selects TV or LCD mode. When TV mode is selected, the TV sync generator circuit is ON.

T/L = 0: LCD mode T/L = 1: TV mode

7.5.1.8 DR

Selects output of an additional shift-clock cycle for every 64 pixels. The extra cycles are required for correct operation of the enable chain when using a two-panel display.

DR = 0: Normal operation

DR = 1: Additional shift-clock cycles

7.5.1.9 FX

Sets the width, in pixels, of the character field. The character width in pixels is equal to FX + 1, where FX can range from 00 to 07H inclusive. If data bit 3 is set (FX is in the range 08 to 0FH) and an 8-pixel font is used, a space is inserted between characters. Note that the maximum character width in TV mode is eight pixels.


Table 4. Horizontal character size selection

		FΧ		[FX] character width	
HEX	D3	D2	D1	D0	(pixels)
00	0	0	0	0	1
01	0	0	0	1	2
\downarrow	\rightarrow	\downarrow	\downarrow	\rightarrow	↓
07	0	1	1	1	8

Since the: RA8835/SED1335F0A handles display data in 8-bit units, characters larger than 8 pixels wide must be formed from 8-pixel segments. As Figure 12 shows, the remainder of the second eight bits are not displayed. This also applies to the second screen layer.

In graphics mode, the normal character field is also eight pixels. If a wider character field is used, any remainder in the second eight bits is not displayed.

JHB320240B VER: 4.01 - 23 - Issue date: 2013/08/01



FX and FY display addresses

7.5.1.10 WF

Selects the AC frame drive waveform period. WF is usually set to 1.

WF = 0: 16-line AC drive
WF = 1: two-frame AC drive

In two-frame AC drive, the WF period is twice the frame period.

In 16-line AC drive, WF inverts every 16 lines.

Although 16-line AC drive gives a more readable display, horizontal lines may appear when using high LCD drive voltages or at high viewing angles.

7.5.1.11 FY

Sets the height, in pixels, of the character. The height in pixels is equal to FY + 1.

FY can range from 00 to 0FH inclusive.

Set FY to zero (vertical size equals one) when in graphics mode.

Table 5. Vertical character size selection

		FY		[FY] character	
HEX	D3	D2	D1	D0	height (pixels)
00	0	0	0	0	1
01	0	0	0	1	2
1	\	1	1	\downarrow	\
07	0	1	1	1	8
1	1	1	1	\downarrow	\
0E	1	1	1	0	15
0F	1	1	1	1	16



JHB320240B VER: 4.01 - 24 - Issue date: 2013/08/01

7.5.1.12 C/R

Sets the address range covered by one display line, that is, the number of characters less one, multiplied by the number of horizontal bytes per character.

C/R can range from 0 to 239.

For example, if the character width is 10 pixels, then the address range is equal to twice the number of characters, less 2. See Section 9.1.1 for the calculation of C/R.

[C/R] cannot be set to a value greater than the address range. It can, however, be set smaller than the address range, in which case the excess display area is blank. The number of excess pixels must not exceed 64.

Table 6. Display line address range

					IC/PI butes per display line				
HEX	D7	D6	D5	D4	D3	D2	D1	D0	[C/R] bytes per display line
00	0	0	0	0	0	0	0	0	1
01	0	0	0	0	0	0	0	1	2
1	1	+	+	1	+	1	1	1	\
4F	0	1	0	0	1	1	1	1	80
1	1	+	+	1	+	1	1	1	\
EE	1	1	1	0	1	1	1	0	239
EF	1	1	1	0	1	1	1	1	240

7.5.1.13 TC/R

Sets the length, including horizontal blanking, of one line. The line length is equal to TC/R + 1, where TC/R can range from 0 to 255.

TC/R must be greater than or equal to C/R + 4. Provided this condition is satisfied, [TC/R] can be set according to the equation given in section 9.1.1 in order to hold the frame period constant and minimize jitter for any given main oscillator frequency, f_{OSC}.

Table 7. Line length selection

					ITC/P1 line length (butes)				
HEX	D7	D6	D5	D4	D3	D2	D1	D0	[TC/R] line length (bytes)
00	0	0	0	0	0	0	0	0	1
01	0	0	0	0	0	0	0	1	2
1	+	\rightarrow	1	1	+	1	1	1	\
52	0	1	0	1	0	0	1	0	83
1	+	\rightarrow	1	1	+	1	1	1	\
FE	1	1	1	1	1	1	1	0	255
FF	1	1	1	1	1	1	1	1	256

JHB320240B VER: 4.01 - 25 - Issue date: 2013/08/01

7.5.1.14 L/F

Sets the height, in lines, of a frame. The height in lines is equal to L/F + 1, where L/F can range from 0 to 255.

If W/S is set to 1, selecting two-screen display, the number of lines must be even and L/F must, therefore, be an odd number.

Table 8. Frame height selection

					[] /E] lines per frome				
HEX	D7	D6	D5	D4	D3	D2	D1	D0	[L/F] lines per frame
00	0	0	0	0	0	0	0	0	1
01	0	0	0	0	0	0	0	1	2
1	+	+	1	+	+	1	1	→	\
7F	0	1	1	1	1	1	1	1	128
1	+	+	1	+	1	1	1	→	\
FE	1	1	1	1	1	1	1	0	255
FF	1	1	1	1	1	1	1	1	256

Table 9. Frame heights and compatible LCD units

Number of lines [LF]	Panel Duty Cycle
64	1/64
128	1/64

Table 10. Horizontal address range

	Hex	code	[AP] addresses	
Al	PH	AF	PL	per line
0	0	0	0	0
0	0	0	1	1
+	1	1	1	1
0	0	5	0	80
+	1	1	1	1
F	F	F	Е	2 ¹⁶ – 2
F	F	F	F	2 ¹⁶ – 1


7.5.1.15 AP

Defines the horizontal address range of the virtual screen. APL is the least significant byte of the address.

APL	AP7	AP6	AP5	AP4	AP3	AP2	AP1	AP0
APH	AP15	AP14	AP13	AP12	AP11	AP10	AP9	AP8

AP parameters

JHB320240B VER: 4.01 - 26 - Issue date: 2013/08/01




AP and C/R relationship

7.5.2 SLEEP IN

Places the system in standby mode. This command has no parameter bytes. At least one blank frame after receiving this command, the RA8835/SED1335F0A halts all internal operations, including the oscillator, and enters the sleep mode. Blank data is sent to the X-drivers, and the Y-drivers have their bias supplies turned off by the YDIS signal. Using the YDIS signal to disable the Y-drivers guards against any spurious displays.

The internal registers of the RA8835/SED1335F0A maintain their values during the sleep mode. The display memory control pins maintain their logic levels to ensure that the display memory is not corrupted.

The RASS35/SED1335F0A can be removed from the sleep state by sending the SYSTEM SET command with only the P1 parameter. The DISP ON command should be sent next to enable the display.



SLEEP IN instruction

- The YDIS signal goes LOW between one and two frames after the SLEEP IN command is received. Since YDIS forces all display driver outputs to go to the deselected output voltage, YDIS can be used as a power-down signal for the LCD unit. This can be done by having YDIS turn off the relatively high-power LCD drive supplies at the same time as it blanks the display.
- Since all internal clocks in the RASS35
 /SED1335F0A are halted while in the sleep
 state, a DC voltage will be applied to the LCD
 panel if the LCD drive supplies remain on.


If reliability is a prime consideration, turn off the LCD drive supplies before issuing the SLEEP IN command.

 Note that, although the bus lines become high impedance in the sleep state, pull-up or pull-down resistors on the bus line will force these lines to a known state.

7.5.3 Display Control Commands

7.5.3.1 DISP ON/OFF

Turns the whole display on or off. The single-byte parameter enables and disables the cursor and layered screens, and sets the cursor and screen flash rates. The cursor can be set to flash over one character or over a whole line.



DISP ON/OFF parameters

JHB320240B VER: 4.01 - 27 - Issue date: 2013/08/01

7.5.3.1.1 D

Turns the display ON or OFF. The D bit takes precedence over the FP bits in the parameter.

D = 0: Display OFF D = 1: Display ON

7.5.3.1.2 FC

Enables/disables the cursor and sets the flash rate. The cursor flashes with a 70% duty cycle (ON/OFF).

Table 11. Cursor flash rate selection

FC1	FC0	Cursor display		
0	0	OFF (blank)		
0	1		No flashing	
1	0	ON	Flash at fre/32 Hz (approx. 2 Hz)	
1	1		Flash at frr/64 Hz (approx. 1 Hz)	

Note: As the MWRITE command always enables the cursor, the cursor position can be checked even when performing consecutive writes to display memory while the cursor is flashing.

7.5.3.1.3 FP

Each pair of bits in FP sets the attributes of one screen block, as follows.

Table 12. Screen block attribute selection

FP1	FP0	First screen block (SAD1)		
FP3	FP2	Second screen block (SAD2, SAD4). See note.		
FP5	FP4	Third screen block (SAD3)		
0	0	OFF (blank)		
0	1		No flashing	
1	0	ON	Flash at fre/32 Hz (approx. 2 Hz)	
1	1		Flash at frr/4 Hz (approx. 16 Hz)	

Note: If SAD4 is enabled by setting W/S to 1, FP3 and FP2 control both SAD2 and SAD4. The attributes of SAD2 and SAD4 cannot be set independently.

7.5.3.2 SCROLL

7.5.3.2.1 C

Sets the scroll start address and the number of lines per scroll block. Parameters P1 to P10 can be omitted if not required. The parameters must be entered sequentially as shown in Figure 17.

М	SB							LSB
С	0	1	0	0	0	1	0	0
P1	Α7	A6	A 5	A4	А3	A2	A1	A0 (SAD 1L)
P2	A15	A14	A13	A12	A11	A10	A9	A8 (SAD 1H)
РЗ	L7	L6	L5	L4	L3	L2	L1	L0 (SL 1)
P4	Α7	A6	A 5	A4	А3	A2	A1	A0 (SAD 2 L)
P5	A15	A14	A13	A12	A11	A10	A9	A8 (SAD 2H)
Р6	L7	L6	L5	L4	L3	L2	L1	L0 (SL 2)
P7	Α7	A6	A5	A4	А3	A2	A1	A0 (SAD 3L)
Р8	A15	A14	A13	A12	A11	A10	A9	A8 (SAD 3H)
P9	Α7	A6	A 5	A4	А3	A2	A1	AO (SAD 4L)
P10	A15	A14	A13	A12	A11	A10	A 9	A8 (SAD 4H)
Not	Note: Set parameters P9 and P10 only if both two-screen drive (W/S = 1) and two-layer configuration are selected. SAD4 is the fourth screen block display start address.							

SCROLL instruction parameters

JHB320240B VER: 4.01 - 28 - Issue date: 2013/08/01

Table 13. Screen block start address selection

	SL1, SL2							ISI Learnen lines	
HEX	L7	L6	L5	L4	L3	L2	L1	L0	[SL] screen lines
00	0	0	0	0	0	0	0	0	1
01	0	0	0	0	0	0	0	1	2
1	+	1	1	+	1	1	1	1	\
7F	0	1	1	1	1	1	1	1	128
1	+	1	1	+	1	1	1	1	\
FE	1	1	1	1	1	1	1	0	255
FF	1	1	1	1	1	1	1	1	256

7.5.3.2.2 SL1, SL2

SL1 and SL2 set the number of lines per scrolling screen. The number of lines is SL1 or SL2 plus one.


The relationship between SAD, SL and the display mode is described below.

Table 14. Text display mode

W/S	Screen	First Layer	Second Layer
	First screen block	SAD1	SAD2
	Second screen block	SL1	SL2
	Third screen block (partitioned screen)	SAD3 (se Set both SL1 an if not using a pa	d SL2 to L/F + 1
	Screen configuration example:		
0	SAD3 Character display page 1 Character display page 3	ohics display page 2 Layer 2 Layer 1	

(continued)

Table 14. Text display mode (continued)



Notes:


- 1. SAD3 has the same value as either SAD1 or SAD2, whichever has the least number of lines (set by SL1 and SL2).
- 2. Since the parameters corresponding to SL3 and SL4 are fixed by L/F, they do not have to be set in this mode.



JHB320240B VER: 4.01 - 30 - Issue date: 2013/08/01



Table 15. Graphics display mode




JHB320240B VER: 4.01 - 31 - Issue date: 2013/08/01

Table 15. Graphics display mode (continued)

W/S	Screen	First Layer	Second Layer	Third Layer
	Upper screen	SAD1 SL1	SAD2 SL2	_
	Lower screen	SAD3 (see note 2)	SAD4 (see note 2)	_
	Set both SL1 and	SL2 to ((L/F) / 2 -	+ 1)	
	Screen configuration	n example (see no	ote 3):	
1	SAD2 SAD1 SL1 — Graphics disp SAD3 Graphics disp Layer 1	-	—— Graphics display ps —— Graphics display ps	

Notes:

- 1. SAD3 has the same value as either SAD1 or SAD2, whichever has the least number of lines (set by SL1 and SL2).
- 2. Since the parameters corresponding to SL3 and SL4 are fixed by L/F, they do not have to be set.
- 3. If, and only if, W/S = 1, the differences between SL1 and (L/F + 1) / 2, and between SL2 and (L/F + 1) / 2, are blanked.



Two-panel display height

JHB320240B VER: 4.01 - 32 - Issue date: 2013/08/01

7.5.3.3 CSRFORM

Sets the cursor size and display mode. Although the cursor is normally only used in text displays, it may also be used in graphics displays when displaying special characters.




Figure 19. CSRFORM parameter bytes

7.5.3.3.1 CRX

Sets the horizontal size of the cursor from the character origin. CRX is equal to the cursor size less one. CRX must be less than or equal to FX.

Table 16. Horizontal cursor size selection


	(RX		[CRX] cursor width	
HEX	X 3	X2	X1	X0	(pixels)
0	0	0	0	0	1
1	0	0	0	1	2
1	\rightarrow	\rightarrow	1	\rightarrow	\
8	1	0	0	0	9
\downarrow	\rightarrow	\rightarrow	1	\rightarrow	↓
E	1	1	1	0	15
F	1	1	1	1	16

7.5.3.3.2 CRY

Sets the location of an underscored cursor in lines, from the character origin. When using a block cursor, CRY sets the vertical size of the cursor from the character origin. CRY is equal to the number of lines less one.

Table 17. Cursor height selection

	C	RY		[CRY] cursor	
HEX	Y3	Y2	Y1	Y0	height (lines)
0	0	0	0	0	illegal
1	0	0	0	1	2
1	1	1	1	1	\
8	1	0	0	0	9
1	1	1	1	1	\
E	1	1	1	0	15
F	1	1	1	1	16



Cursor size and position

JHB320240B VER: 4.01 - 33 - Issue date: 2013/08/01

7.5.3.3.3 CM


Sets the cursor display mode. Always set CM to 1 when in graphics mode.

> CM = 0: Underline cursor CM = 1: Block cursor


7.5.3.4 CSRDIR

Sets the direction of automatic cursor increment. The cursor can move left or right one character, or up or down by the number of bytes specified by the address pitch, AP.

When reading from and writing to display memory, this automatic cursor increment controls the display memory address increment on each read or write.



CSRDIR parameters



Cursor direction


Table 18. Cursor shift direction

С	CD1	CD0	Shift direction
4CH	0	0	Right
4DH	0	1	Left
4EH	1	0	Up
4FH	1	1	Down

Note: Since the cursor moves in address units even if FX ≥ 9, the cursor address increment must be preset for movement in character units. See Section 5.3.

7.5.3.5 OVLAY

Selects layered screen composition and screen text/ graphics mode.



OVLAY parameter

7.5.3.5.1 MX0, MX1

MX0 and MX1 set the layered screen composition method, which can be either OR, AND, Exclusive-OR or Priority-OR. Since the screen composition is organized in layers and not by screen blocks, when using a layer divided into two screen blocks, different composition methods cannot be specified for the individual screen blocks.

The Priority-OR mode is the same as the OR mode unless flashing of individual screens is used.

JHB320240B VER: 4.01 - 34 - Issue date: 2013/08/01



Table 19. Composition method selection

MX1	MX0	Function	Composition Method	Applications
0	0	L1 ∪ L2 ∪ L3	OR	Underlining, rules, mixed text and graphics
0	1	(L1 ⊕ L2) ∪ L3	Exclusive-OR	Inverted characters, flashing regions, un- derlining
1	0	(L1 ∩ L2) ∪ L3	AND	Simple animation, three-dimensional ap-
1	1	L1 > L2 > L3	Priority-OR	pearance

Notes:

- L1: First layer (text or graphics). If text is selected, layer L3 cannot be used.
- L2: Second layer (graphics only)
- L3: Third layer (graphics only)



JHB320240B VER: 4.01 - 35 - Issue date: 2013/08/01

7.5.3.5.2 DM1, DM2

DM1 and DM2 specify the display mode of screen blocks 1 and 3, respectively.

DM1/2 = 0: Text mode DM1/2 = 1: Graphics mode

Note 1: Screen blocks 2 and 4 can only display graphics.

Note 2: DM1 and DM2 must be the same, regardless of the setting of W/S.

7.5.3.5.3 OV


Specifies two- or three-layer composition in graphics mode.

OV = 0: Two-layer composition OV = 1: Three-layer composition

Set OV to 0 for mixed text and graphics mode.

7.5.3.6 CGRAM ADR

Specifies the CG RAM start address.




CGRAM ADR parameters

Note: See Section 6 for information on the SAG parameters.

7.5.3.7 HDOT SCR

While the scroll command only allows scrolling by characters, HDOTSCR allows the screen to be scrolled horizontally by pixels. HDOTSCR cannot be used on individual layers.



HDOT SCR parameters


7.5.3.7.1 D0 to D2

Specifies the number of pixels to scroll. The C/R parameter has to be set to one more than the number of horizontal characters before using HDOT SCR. Smooth scrolling can be simulated if the controlling microprocessor repeatedly issues the HDOT SCR command to the RASS35/SED1335FOA . See Section 5.5 for more information on scrolling the display.

Table 20. Scroll step selection

P1				Number of pixels	
HEX	D2	D1	D0	to scroll	
00	0	0	0	0	
01	0	0	1	1	
02	0	1	0	2	
\	+	\downarrow	\downarrow	→	
06	1	1	0	6	
07	1	1	1	7	

JHB320240B VER: 4.01 - 36 - Issue date: 2013/08/01




Horizontal scrolling

7.5.4 Drawing Control Commands

7.5.4.1 CSRW

The 16-bit cursor address register contains the display memory of the data at the cursor position as shown in Figure 28.



CSRW parameters

Note that the microprocessor cannot directly access the display memory.


The MREAD and MWRITE commands use the address in this register.

The cursor address register can only be modified by the CSRW command, and by the automatic increment after an MREAD or MWRITE command. It is not affected by display scrolling.


If a new address is not set, display memory accesses will be from the last set address or the address after previous automatic increments.

7.5.4.2 CSRR

Reads from the cursor address register. After issuing the command, the data read address is read twice, for the low byte and then the high byte of the register.




CSRR parameters



7.5.5 Memory Control Commands

7.5.5.1 MWRITE

The microprocessor may write a sequence of data bytes to display memory by issuing the MREAD command and then writing the bytes to the RA8835 /SED1335F0A . There is no need for further MWRITE commands or for the microprocessor to update the cursor address register after each byte as the cursor address is automatically incremented by the amount set with CSRDIR, in preparation for the next data write.




MWRITE parameters

7.5.5.2 MREAD

Puts the RA8835/SED1335F0A into the data output state. On the MREAD command, the display memory data at the cursor address is read into a buffer in the RA8835/SED1335F0A.

Each time the microprocessor reads the buffer, the cursor address is incremented by the amount set by CSRDIR and the next data byte fetched from memory, so a sequence of data bytes may be read without further MREAD commands or by updating the cursor address register.

If the cursor is displayed, the read data will be from two positions ahead of the cursor.



MREAD parameters



8. ELECTRO-OPTICAL CHARACTERISTICS

Item	Symbol	Condition	Temp	Min	Typ.	Max	Units	Note
LCD driving voltage			0°C	-	25.5	-		
	VLCD	$\theta = \phi = 0$	25°C	24.5	25	25.5	V	NOTE1
			50°C	-	24.5	-		
Response Time	Rise Time (Tr)		0°0					
	Decay Time (Tf)	$\theta = \phi = 0$	0℃				msec	
	Rise Time (Tr)		25°℃		225	340		NOTES
	Decay Time (Tf)				240	360		NOTE2
	Rise Time (Tr)		50°C					
	Decay Time (Tf)							
Contrast Ratio	Cr	$\theta = \phi = 0$	25℃ '	5	10			NOTE4


Viewing Angle Range	$\theta (\phi = 0^{\circ})$ (6")	$\phi = 90^{\circ}$ (3")	$\phi = 180^{\circ}$ (12")	φ=270° (9")	備註
θ (25°C)	45	35	25	35	Deg
CR≥2					NOTE3

For panel only

JHB320240B VER: 4.01 - 39 - Issue date: 2013/08/01




• Electro-Optical Characteristics Measuring Equipment(DMS501)




JHB320240B VER: 4.01 - 40 - Issue date: 2013/08/01



• Note 1. Definition of Driving Voltage(Vlcd):




• Note 2. Definition of Optical Response Time :




JHB320240B VER: 4.01 - 41 - Issue date: 2013/08/01



ullet Note 3. Definition of Viewing Angle $\, heta\,$ and $\,\phi\,$:



• Note 4. Definition of Contrast ratio(CR):



9. RELIABILITY

A) MTBF

The LCD module shall be designed to meet a minimum MTBF value of 30000 hours with normal. (25°C in the room without sunlight)

B) TESTS

NO.	ITEM	CONDITION	CRITERION
1	High Temperature Operating	70°C 120Hrs	 No Defect Of Operational Function In Room Temperature Are
2	Low Temperature Operating	-20°C 120Hrs	Allowable. • IDD of LCM in
3	High Temperature/ Humidity Non-Operating	60°C ,90%RH ,120 Hrs	Pre-and post-test should follow specification
4	High Temperature Non-Operating	80°C 120Hrs	
5	Low Temperature Non-Operating	-30°C 120Hrs	
6	Temperature Cycling Non-Operating	-20°C (30Min) ↔ 60°C (30Min) 10 CYCLES	

Notes: Judgments should be mode after exposure in room temperature for two hours.

10. PRECAUTIONS FOR USING LCD MODULES

a) HANDLING PRECAUTIONS

- (1) The display panel is made of glass. Do not subject it to a mechanical shock or impact by dropping it.
- (2) If the display panel is damaged and the liquid crystal substance leaks out, be sure not to get any in your mouth. If the substance contacts your skin or clothes, wash it off using soap and water.
- (3) Do not apply excessive force to the display surface or the adjoining areas since this may cause the color tone to vary.
- (4) The polarizer covering the display surface of the LCD module is soft and easily scratched. Handle this polarizer carefully.
- (5) If the display surface becomes contaminated, breathe on the surface and gently wipe it with a soft dry cloth. If it is heavily contaminated, moisten a cloth with one of the following solvents:
 - Isopropyl alcohol
 - Ethyl alcohol
- (6) Solvents other than those above mentioned may damage the polarizer.

Especially, do not use the following:

- Water
- Ketone
- Aromatic solvents
- (7) Extra care to minimize corrosion of the electrode. Water droplets, moisture condensation or a current flow in a high-humidity environment accelerates corrosion of the electrode.
- (8) Install the LCD Module by using the mounting holes. When mounting the LCD Module, make sure it is free of twisting, warping and distortion. In particular, do not forcibly pull or bend the I/O cable or the backlight cable.
- (9) Do not attempt to disassemble or process the LCD Module.
- (10) NC terminal should be open. Do not connect anything.
- (11) If the logic circuit power is off, do not apply the input signals.
- (12) To prevent destruction of the elements by static electricity, be careful to maintain an optimum work environment.
 - Be sure to ground the body when handling he LCD Module.
 - Tools required for assembling, such as soldering irons, must be properly grounded.
 - -To reduce the amount of static electricity generated, do not conduct assembling and other work under dry conditions.

JHB320240B VER: 4.01 - 44 - Issue date: 2013/08/01

-The LCD Module is coated with a film to protect the display surface. Exercise care when peeling off this protective film since static electricity may be generated.

B) STORAGE CONDITIONS

When storing, avoid the LCD module to be exposed to direct sunlight of fluorescent lamps. For stability, to keep it away form high temperature and high humidity environment (The best condition is : 23 ± 5 °C, 45 ± 20 %RH). ESD protection is necessary for long-term storage also.


C) OTHERS

Liquid crystals solidify under low temperature (below the storage temperature range) leading to defective orientation or the generation of air bubbles (black or white). Air bubbles may also be generated if the module is subject to a low temperature.

If the LCD Module have been operating for a long time showing the same display patterns the display patterns may remain on the screen as ghost images and a slight contrast irregularity may also appear. A normal operating status can be recovered by suspending use for some time. It should be noted that this phenomenon does not adversely affect performance reliability.

To minimize the performance degradation of the LCD Module resulting from destruction caused by static electricity etc. exercise care to avoid holding the following sections when handling the modules.

- Exposed area of the printed circuit board.
- Terminal electrode sections.



11. Using LCD modules

11.1 LIQUID CRYSTAL DISPLAY MODULES

LCD is composed of glass and polarizer. Pay attention to the following items when handling.

- (1) Please keep the temperature within specified range for use and storage. Polarization degradation, bubble generation or polarizer peel-off may occur with high temperature and high humidity.
- (2) Do not touch, push or rub the exposed polarizers with anything harder than a HB pencil lead (glass, tweezers, etc).
- (3) N-hexane is recommended for cleaning the adhesives used to attach front/rear polarizers and reflectors made of organic substances, which will be damaged by chemicals such as acetone, toluene, toluene, ethanol and isopropyl alcohol.
- (4) When the display surface becomes dusty, wipe gently with absorbent cotton or other soft material like chamois soaked in petroleum ether. Do not scrub hard to avoid damaging the display surface.
- (5) Wipe off saliva or water drops immediately, contact with water over a long period of time may cause deformation or color fading.
- (6) Avoid contacting oil and fats.
- (7) Condensation on the surface and contact with terminals due to cold will damage, stain or polarizers. After products are tested at low temperature they must be warmed up in a container before coming is contacting with room temperature air.
- (8) Do not put or attach anything on the display area to avoid leaving marks on.
- (9) Do not touch the display with bare hands. This will stain the display area and degrade insulation between terminals (some cosmetics are determinate to the polarizers).
- (10)As glass is fragile, it tends to become or chipped during handling especially on the edges. Please avoid dropping or jarring.

11.2 INSTALLING LCD MODULE

Attend to the following items when installing the LCM.

- (1) Cover the surface with a transparent protective plate to protect the polarizer and LC cell.
- (2) When assembling the LCM into other equipment, the spacer to the bit between the LCM and the fitting plate should have enough height to avoid causing stress to the module surface, refer to the individual specifications for measurements. The measurement tolerance should be ± 0.1 mm.

11.3 ELECTRO-STATIC DISCHARGE CONTROL

Since this module uses a CMOS LSI, the same careful attention should be paid for electrostatic discharge as for an ordinary CMOS IC.

JHB320240B VER: 4.01 - 46 - Issue date: 2013/08/01



- (1) Make certain that you are grounded when handing LCM.
- (2) Before removing LCM from its packing case or incorporating it into a set, be sure the module and your body have the same electric potential.
- (3) When soldering the terminal of LCM, make certain the AC power source for the soldering iron does not leak.
- (4) When using an electric screwdriver to attach LCM, the screwdriver should be of ground potentiality to minimize as much as possible any transmission of electromagnetic waves produced sparks coming from the commutator of the motor.
- (5) As far as possible, make the electric potential of your work clothes and that of the workbenches to the ground potential.
- (6) To reduce the generation of electro-static discharge, be careful that the air in the work is not too dried. A relative humidity of 50%-60% is recommended.

11.4 PRECAUTIONS FOR OPERATION

- (1) Viewing angle varies with the change of liquid crystal driving voltage (Vo). Adjust Vo to show the best contrast.
- (2) Driving the LCD in the voltage above the limit will shorten its lifetime.
- (3) Response time is greatly delayed at temperature below the operating temperature range. However, this does not mean the LCD will be out of the order. It will recover when it returns to the specified temperature range.
- (4) If the display area is pushed hard during operation, the display will become abnormal. However, it will return to normal if it is turned off and then on.
- (5) Condensation on terminals can cause an electrochemical reaction disrupting the terminal circuit. Therefore, this product must be used and stored within the specified condition of 23±5°C, 45±20%RH.
- (6) When turning the power on, input each signal after the positive/negative voltage becomes stable.

11.5 SAFETY

- (1) It is recommended to crush damaged or unnecessary LCDs into pieces and wash them off with solvents such as acetone and ethanol, which should later be burned.
- (2) If any liquid leaks out of a damaged glass cell and comes in contact with the hands, wash off thoroughly with soap and water.

JHB320240B VER: 4.01 - 47 - Issue date: 2013/08/01

12.REVISION HISTORY

Version	Revise record	Date
1.0	Original version	05-06-20
2.0	Change specification format	05-11-20
3.0	Change LCM drawing	06-08-04
4.0	Change module temperature from normal to wide temperature	09-12-05
4.01	Perfect the VER4.0spec, Commany internal modify.	13-08-01
	4	

JHB320240B VER: 4.01 - 48 - Issue date: 2013/08/01



SAMPLE APPROVED REPORT

(样品确认单)

SAMPLE MODEL NO. (样品型号)	JHB320240B				
SAMPLE SERIES NUMBER NO. (样品序号)					
SAMPLE QUANTITY (样品数量)					
COLOR/TYPE (底色/类型)	STN/BLUE				
VIEWING DIRECTION (视角)	6:00				
DRIVING METHOD (驱动参数)	1/240Duty, 1/16Bias				
LOGIC VOLTAGE (工作电压)	5.0V				
LCD VOP (LCD 驱动电压)	25.0V				
OPERATING TEMP. (操作温度) ℃	-2070				
STORAGE TEMP. (储存温度) ℃	-3080				
POLARIZERFRONT (首偏光片)					
POLARIZERBACK (后偏光片)	Transmissive				
CONTROLLER/DRIVER IC(控制/驱动 IC)	RA8835/SED1335/EQUIV				
BACKLIGHT COLOR/TYPE (背光源类型/颜色)	LED/WHITE				
DRAWING REV/NO./QUANTITY (图纸版本/数量)					
SPECIFICATION (规格书 份数)					
REMARKS:					
(备注)					
WRIT BY: DATE: APROV BY: _	DATE:				
CUSTOMER'S APPROVAL (客户确认):					
1) FUNCTION (功能): □ OK □ N.G.					
	□ N.G.				
3) DISPLAY MODE (显示模式): □ OK	□ N.G.				
4) VIEWING ANGLE (视角): □ OK					
5) BACKLIGHT (背光源): □ OK	□ N.G.				
6) DISPLAYING PATTERN (显示效果): □ (OK □ N.G.				
CUSTOMER'S CONCLUSIONS (客户意见):					
CUSTOMER'S SIGNATURE(客户签名):	DATE (日期):				