# N-Channel Power MOSFET 600 V, 550 m $\Omega$

#### Features

- 100% Avalanche Tested
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

ABSOLUTE MAXIMUN	I RATING	<b>iS</b> (T <sub>J</sub> = 25°	°C unless ot	herwise no	oted)
Parame	Symbol	NDD	Unit		
Drain-to-Source Voltage	Drain-to-Source Voltage				
Gate-to-Source Voltage	•		V <sub>GS</sub>	±25	V
Continuous Drain Current $R_{\theta JC}$	Steady T <sub>C</sub> = State 25°C		۱ <sub>D</sub>	8.2	A
		T <sub>C</sub> = 100°C		5.2	
Power Dissipation – $R_{\theta JC}$	Steady State	T <sub>C</sub> = 25°C	P <sub>D</sub>	94	W
Pulsed Drain Current	t <sub>p</sub> =	10 μs	I <sub>DM</sub>	34	А
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	–55 to +150	°C
Source Current (Body Di	Source Current (Body Diode)			8.2	А
Single Pulse Drain-to-Source Avalanche Energy ( $I_D = 4 A$ )			EAS	54	mJ
Peak Diode Recovery (Note 1)			dv/dt	15	V/ns
Lead Temperature for Sc	oldering Le	ads	TL	260	°C

**ABSOLUTE MAXIMUM RATINGS** (T<sub>1</sub> = 25°C unless otherwise noted)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1.  $I_{SD}$  < 8.2 A, di/dt  $\leq$  400 A/µs, V<sub>DS peak</sub>  $\leq$  V<sub>(BR)DSS</sub>, V<sub>DD</sub> = 80% V<sub>(BR)DSS</sub>

#### THERMAL RESISTANCE

Parameter		Symbol	Value	Unit
Junction-to-Case (Drain)	NDD60N550U1	$R_{\theta JC}$	1.3	°C/W
· · · ·	State NDD60N550U1 NDD60N550U1-1 DD60N550U1-35	$R_{ heta JA}$	47 98 95	°C/W

2. Insertion mounted


3. Surface mounted on FR4 board using 1" sq. pad size (Cu area = 1.127 in sq [2 oz] including traces)



# **ON Semiconductor®**

http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX
600 V	550 mΩ @ 10 V



#### MARKING AND ORDERING INFORMATION

See detailed ordering and shipping information on page 3 of this data sheet.

#### ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Test Conditions	3	Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 r	nA	600			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				540		mV/°C
Drain-to-Source Leakage Current	I <sub>DSS</sub>	$V_{DS}$ = 600 V, $V_{GS}$ = 0 V	T <sub>J</sub> = 25°C			1	μΑ
			T <sub>J</sub> = 125°C			100	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> = ±25 V				±100	nA
ON CHARACTERISTICS (Note 4)							-
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{DS} = V_{GS}, I_{D} = 250$	) μΑ	2	3.2	4	V
Negative Threshold Temperature Co- efficient	V <sub>GS(TH)</sub> /T <sub>J</sub>	Reference to $25^{\circ}$ C, I <sub>D</sub> =	250 μA		7.6		mV/°C
Static Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4	A		510	550	mΩ
Forward Transconductance	9FS	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 4	A		7.0		S
DYNAMIC CHARACTERISTICS							
Input Capacitance	C <sub>iss</sub>				540		pF
Output Capacitance	C <sub>oss</sub>	V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V, f	= 1 MHz		33		
Reverse Transfer Capacitance	C <sub>rss</sub>	$V_{GS} = 0 V, V_{DS} = 0 \text{ to } 480 V$			1.6		
Effective output capacitance, energy related (Note 6)	C <sub>o(er)</sub>				24		
Effective output capacitance, time related (Note 7)	C <sub>o(tr)</sub>	$I_D$ = constant, $V_{GS}$ = 0 V, $V_{DS}$ = 0 to 480 V			84		
Total Gate Charge	Qg				18		nC
Gate-to-Source Charge	Q <sub>gs</sub>				3.4		1
Gate-to-Drain Charge	Q <sub>gd</sub>	V <sub>DS</sub> = 300 V, I <sub>D</sub> = 9.5 A, V	<sub>GS</sub> = 10 V		8.7		
Plateau Voltage	V <sub>GP</sub>		Ī		5.4		V
Gate Resistance	R <sub>q</sub>				5.5		Ω
RESISTIVE SWITCHING CHARACTER	ISTICS (Note 5	)					
Turn-on Delay Time	t <sub>d(on)</sub>				8		ns
Rise Time	t <sub>r</sub>	Vpp = 300 V lp - 9	5 A.		14		1
Turn-off Delay Time	t <sub>d(off)</sub>	$V_{DD}$ = 300 V, I_D = 9.5 A, $V_{GS}$ = 10 V, $R_G$ = 0 $\Omega$			20		1
Fall Time	t <sub>f</sub>				17		1
SOURCE-DRAIN DIODE CHARACTER	RISTICS						
Diode Forward Voltage	V <sub>SD</sub>	$I_{S} = 8.2 \text{ A}, V_{GS} = 0 \text{ V}$ $T_{J} = 25^{\circ}\text{C}$ $T_{J} = 100^{\circ}\text{C}$			0.9	1.3	V
-	-				0.82		1
Reverse Recovery Time	t <sub>rr</sub>				290		ns
Charge Time	t <sub>a</sub>	$V_{GS}$ = 0 V, $V_{DD}$ = 30 V I <sub>S</sub> = 9.5 A, d <sub>i</sub> /d <sub>t</sub> = 100 A/µs			160		1
Discharge Time	t <sub>b</sub>				130		1
5	~ ~						1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions. 4. Pulse Width  $\leq 300 \ \mu$ s, Duty Cycle  $\leq 2\%$ . 5. Switching characteristics are independent of operating junction temperatures. 6.  $C_{o(er)}$  is a fixed capacitance that gives the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{(BR)DSS}$ 7.  $C_{o(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{(BR)DSS}$ 


2.6

μC

Reverse Recovery Charge

Qrr

#### MARKING DIAGRAMS



#### ORDERING INFORMATION


Device	Package	Shipping <sup>†</sup>
NDD60N550U1-1G	IPAK (Pb-Free, Halogen-Free)	75 Units / Rail
NDD60N550U1-35G	IPAK (Pb-Free, Halogen-Free)	75 Units / Rail
NDD60N550U1T4G	DPAK (Pb-Free, Halogen-Free)	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


#### 16 16 $V_{GS} = 10 \text{ V}$ to 6.5 V T<sub>J</sub> = 25°C 14 14 V<sub>DS</sub> = 15 V V<sub>GS</sub> = 6.0 V ID, DRAIN CURRENT (A) ID, DRAIN CURRENT (A) 12 12 V<sub>GS</sub> = 5.5 V 10 10 8 8 V<sub>GS</sub> = 5.0 V 6 6 4 4 $T_{J} = 150^{\circ}C$ V<sub>GS</sub> = 4.5 V 2 2 V<sub>GS</sub> = 4.0 V T」= −55°C 0 0 5 10 15 20 25 30 2 5 6 8 9 10 0 3 4 7 V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (V) V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (V) Figure 1. On–Region Characteristics **Figure 2. Transfer Characteristics** $R_{DS(on)}$ , DRAIN-TO-SOURCE RESISTANCE ( $\Omega$ ) $R_{DS(on)}$ , DRAIN-TO-SOURCE RESISTANCE ( $\Omega$ ) 1.1 1.1 T<sub>J</sub> = 25°C $T_J = 25^{\circ}C$ 1.0 1.0 I<sub>D</sub> = 4 A V<sub>GS</sub> = 10 V 0.9 0.9 0.8 0.8 0.7 0.7 0.6 0.6 0.5 0.5 0.4 5 6 7 8 9 10 2 6 8 10 12 14 16 4 0 4 V<sub>GS</sub>, GATE VOLTAGE (V) ID, DRAIN CURRENT (A) Figure 3. On-Resistance vs. Gate-to-Source Figure 4. On-Resistance vs. Drain Current and Voltage **Gate Voltage BREAKDOWN VOLTAGE** 2.6 1.125 2.4 R<sub>DS(on)</sub>, NORMALIZED DRAIN-TO-SOURCE RESISTANCE $I_D = 4 A$ 1.100 $I_D = 250 \ \mu A$ V<sub>GS</sub> = 10 V 2.2 1.075 2.0 1.8 1.050 1.6 1.025 1.4 NORMALIZED 1.000 1.2 1.0 0.975 0.8 0.950 0.6 BV<sub>DSS</sub>, 0.4 0.925 125 100 150 -50 -25 0 25 50 75 100 150 -25 0 25 50 75 125 -50 TJ, JUNCTION TEMPERATURE (°C) TJ, JUNCTION TEMPERATURE (°C) Figure 6. Breakdown Voltage Variation with Figure 5. On-Resistance Variation with Temperature Temperature

#### **TYPICAL CHARACTERISTICS**


#### **TYPICAL CHARACTERISTICS**







#### PACKAGE DIMENSIONS



**IPAK** CASE 369D **ISSUE C** 


> ¥ z


NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIM	IETERS		
DIM	MIN	MAX	MIN	MAX		
Α	0.235	0.245	5.97	6.35		
в	0.250	0.265	6.35	6.73		
С	0.086	0.094	2.19	2.38		
D	0.027	0.035	0.69	0.88		
Е	0.018	0.023	0.46	0.58		
F	0.037	0.045	0.94	1.14		
G	0.090	BSC	2.29	BSC		
н	0.034	0.040	0.87	1.01		
J	0.018	0.023	0.46	0.58		
к	0.350	0.380	8.89	9.65		
R	0.180	0.215	4.45	5.45		
S	0.025	0.040	0.63	1.01		
V	0.035	0.050	0.89	1.27		
Z	0.155		3.93			
STYLE 2:						
PIN 1. GATE						
2. DRAIN						
3. SOURCE						

4. DRAIN

3.5 MM IPAK, STRAIGHT LEAD CASE 369AD





OPTIONAL CONSTRUCTION

NOTES: 1... DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994. 2... CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP. 4. DIMENSIONS D AND E DO NOT INCLUDE MOID PCATE OF MOID E LACH


MOLI	D GATE (	OR MOL	D FLASH.	
	MILLIN	IETERS		

	MILLIMETERS				
DIM	MIN	MAX			
Α	2.19	2.38			
A1	0.46	0.60			
A2	0.87	1.10			
b	0.69	0.89			
b1	0.77	1.10			
D	5.97	6.22			
D2	4.80				
E	6.35	6.73			
E2	4.57	5.45			
E3	4.45	5.46			
е	2.28	BSC			
L	3.40	3.60			
L1		2.10			
L2	0.89	1.27			
STYLE 2:					

PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

# ISSUE B

#### PACKAGE DIMENSIONS




NOTES

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M. 1994.
- CONTROLLING DIMENSION: INCHES
- THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
- A DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- DATUMS A AND B ARE DETERMINED AT DATUM PLANE H

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.086	0.094	2.18	2.38	
A1	0.000	0.005	0.00	0.13	
b	0.025	0.035	0.63	0.89	
b2	0.030	0.045	0.76	1.14	
b3	0.180	0.215	4.57	5.46	
С	0.018	0.024	0.46	0.61	
c2	0.018	0.024	0.46	0.61	
D	0.235	0.245	5.97	6.22	
Е	0.250	0.265	6.35	6.73	
е	0.090	BSC	2.29	BSC	
Н	0.370	0.410	9.40	10.41	
Г	0.055	0.070	1.40	1.78	
L1	0.108	REF	2.74 REF		
L2	0.020	BSC	0.51 BSC		
L3	0.035	0.050	0.89	1.27	
L4		0.040		1.01	
Ζ	0.155		3.93		
STYLE 2: PIN 1. GATE					

DRAIN 2. 3.

4. DRAIN



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without particular purpose, not does SCILCC solution any including ansing out of the application of use of any product of including without and specifications can and or any clicitation special, consequential or incidental damages. Typical parameters which may be provided in SCILLC data sheets and/or specifications can and or any indifferent applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended by surgical implant into the failure of the sCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or uses SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and SCILLC products of the specification create a situation where the specification create a situation where the specification and create a situation where the specification create and situation where the specification create and situation where the specification create a situation where the specification create a situation where the specification create and sit its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exponses, and reasonable attorney fees arising out of, directly or indirectly, and claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employeer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative