1.1 Overview

1.1.1 Overview

The MN101E series of 8-bit single-chip microcomputers (the memory expansion version of MN101C series) incorporate multiple types of peripheral functions. This chip series is well suited for camera, TV, CD, printer, telephone, home appliance, PPC, fax machine, music instrument and other applications.

This LSI brings to embedded microcomputer applications flexible, optimized hardware configurations and a simple efficient instruction set. MN101EF93G have an internal 128 KB of ROM and 6 KB of RAM. Peripheral functions include 5 external interrupts, including NMI, 9 timer counters, 4 types of serial interfaces, A/D converter, watchdog timer and buzzer output. The system configuration is suitable for system control microcontroller.

With 3 oscillation systems (internal frequency: 16 MHz, high-speed crystal/ceramic frequency: max. 10 MHz, low-speed crystal/ceramic frequency: 32.768 kHz) contained on the chip, the system clock can be switched to high-speed frequency input (NORMAL mode) or PLL input (PLL mode), or low-speed frequency input (SLOW mode). The system clock is generated by dividing the oscillation clock or PLL clock. The best operation clock for the system can be selected by switching its frequency ratio by programming. High speed mode has NORMAL mode which is based on the clock dividing fpll, (fpll is generated by original oscillation and PLL), by 2 (fpll/2), and the double speed mode which is based on the clock not dividing fpll.

A machine cycle (minimum instruction execution time) in NORMAL mode is 200 ns when the original oscillation fosc is 10 MHz (PLL is not used). A machine cycle in the double speed mode, in which the CPU operates on the same clock as the external clock, is 100 ns when fosc is 10 MHz. A machine cycle in the PLL mode is 50 ns (maximum).

1.1.2 Product Summary

This manual describes the following model.

Table:1.1.1 Product Summary

Model	ROM Size	RAM Size	Classification	Package
MN101EF93G	128 KB	6 KB	Flash EEPROM version	80 Pin LQFP

1.2 Hardware Functions

Feature

- Memory Capacity: ROM 128 KB RAM 6 KB

- Package:

80-Pin LQFP (14 mm × 14 mm / 0.65 mm pitch, halogen free)

Panasonic "halogen free" semiconductor products refer to the products made of molding resin and interposer which conform to the following standards.

- Bromine : 900 ppm (Maximum Concentration Value)
- Chlorine : 900 ppm (Maximum Concentration Value)
- Bromine + Chlorine : 1500 ppm (Maximum Concentration Value)

The above-mentioned standards are based on the numerical value described in IEC61249-2-21. Antimony and its compounds are not added intentionally.

- Machine Cycle: High-speed mode 0.05 μs / 20 MHz (4.0 V to 5.5 V) Low-speed mode 62.5 μs / 32 kHz (4.0 V to 5.5 V)

 Oscillation circuit: 3 channel oscillation circuit Internal oscillation (frc): 16 MHz Crystal/ceramic (fosc): Maximum 10 MHz Crystal/ceramic (fx): Maximum 32.768 kHz

-Clock Multiplication circuit (PLL Circuit) PLL circuit output clock (fpll): fosc multiplied by 2, 3, 4, 5, 6, 8, 10, $1/2 \times \text{frc}$ multiplication by 4, 5 enable

-Clock Gear for System Clock System Clock (fs): fpll divided by 1, 2, 4, 16, 32, 64, 128

-Clock Gear for control clock of peripheral function Control clock of peripheral function (fpll-div): stop or fpll divided by 1, 2, 4, 8, 16

- Memory Bank:

Expands data memory space by the bank system (by 64 KB, 16 banks) Source address bank / Destination address bank

 Operation Mode: NORMAL mode (High-speed mode) SLOW mode (Low-speed mode) HALT mode STOP mode (The operation clock can be switched in each mode.)

- Operating Voltage: 4.0 V to 5.5 V
- Operation ambient temperature: -40 °C to +85 °C
- Interrupt: 25 levels
 - <Non-maskable interrupt>
 - Non-maskable interrupt and Watchdog timer overflow interrupt

<Timer interrupts>

- Timer 0 interrupt
- Timer 1 interrupt
- Timer 2 interrupt
- Timer 3 interrupt
- Timer 6 interrupt
- Time base timer interrupt
- Timer 7 interrupt
- Timer 7 compare register 2 match interrupt
- Timer 8 interrupt
- Timer 8 compare register 2 match interrupt

<Serial Interface interrupts>

- Serial interface 0 interrupt
- Serial interface 0 UART reception interrupt
- Serial interface 1 interrupt
- Serial interface 1 UART reception interrupt
- Serial interface 2 interrupt
- Serial interface 2 UART reception interrupt
- Serial interface 4 interrupt
- Serial interface 4 stop condition interrupt

<A/D interrupt>

- A/D conversion interrupt

<External interrupts>

- IRQ0: Edge selectable, noise filter connection available
- IRQ1: Edge selectable, noise filter connection available
- IRQ2: Edge selectable, noise filter connection available, both edges interrupt
- IRQ3: Edge selectable, noise filter connection available, both edges interrupt
- IRQ4: Edge selectable, noise filter connection available, both edges interrupt, Key scan interrupt

- Timer Counter: 9 timers

- 8-bit timer for general use \times 4 sets
- 16-bit timer for general use $\times 2$ sets
- 8-bit free-run timer $\times 1$ set
- Time base timer $\times 1$ set
- Baud rate timer $\times 1$ set

Timer 0 (8-bit timer for general use)

- Square wave output (Timer pulse output)
- Added pulse (2-bit) type PWM output can be output to large current pin TM0IOA
- Event count
- Simple pulse measurement

- Clock source

fpll-div/4, fpll-div/16, fpll-div/32, fpll-div/64, fpll-div/128, fs/2, fs/4, fs/8, fx, External clock, Timer A output

Timer 1 (8-bit timer for general use)

- Square wave output (Timer pulse output) can be output to large current pin TM1IOA
- Event count
- 16-bit cascade connected (with Timer 0)
- Clock source

fpll-div/4, fpll-div/16, fpll-div/32, fpll-div/64, fpll-div/128, fs/2, fs/4, fs/8, fx, External clock, Timer A output

Timer 2 (8-bit timer for general use)

- Square wave output (Timer pulse output)
- Added pulse (2-bit) type PWM output can be output to large current pin TM2IOA
- Event count
- Simple pulse measurement
- 24-bit cascade connected (with Timer 0 and Timer 1)
- Clock source

fpll-div/4, fpll-div/16, fpll-div/32, fpll-div/64, fpll-div/128, fs/2, fs/4, fs/8, fx, External clock, Timer A output

Timer 3 (8-bit timer for general use)

- Square wave output (Timer pulse output) can be output to large current pin TM3IOA
- Event count
- 16-bit cascade connected (with Timer 2)
- 32-bit cascade connected (with Timer 0 and Timer 1 and Timer 2)
- Clock source

fpll-div/4, fpll-div/16, fpll-div/32, fpll-div/128, fs/2, fs/4, fs/8, fx, External clock, Timer A output

Timer 6 (8-bit free-run timer, Time base timer)

- 8-bit free-run timer
- Clock source
 - fpll-div, fpll-div/2¹², fpll-div/2¹³, fs, fx, fx/2², fx/2³, fx/2¹², fx/2¹³
- Time base timer
- Interrupt generation cycle

fpll-div/2⁷, fpll-div/2⁸, fpll-div/2⁹, fpll-div/2¹⁰, fpll-div/2¹³, fpll-div/2¹⁵, fx/2⁷, fx/2⁸, fx/2⁹, fx/2¹⁰, fx/2¹³, fx/2¹⁵

Timer 7 (16-bit timer for general use)

- Square wave output (Timer pulse output)
- High precision PWM output (Cycle/Duty continuous changeable) can be output to large current pin TM7IOA
- Event count
- Input capture function (Both edges can be operated)
- Clock source
 - fpll-div, fpll-div/2, fpll-div/4, fpll-div/16, fs, fs/2, fs/4, fs/16,

Timer A divided by 1, 2, 4, 16, External clock divided by 1, 2, 4, 16

Timer 8 (16-bit timer for general use)

- Square wave output (Timer pulse output)
- High precision PWM output (Cycle/Duty continuous changeable) can be output to large current pin

TM8IOA

- Event count
- Input capture function (Both edges can be operated)
- Clock source
 - fpll-div, fpll-div/2, fpll-div/4, fpll-div/16, fs, fs/2, fs/4, fs/16,
 - Timer A divided by 1, 2, 4, 16, External clock divided by 1, 2, 4, 16
- Timer A (Baud rate timer)
 - Clock output for peripheral functions
 - Clock source
 - fpll-div, fpll-div/2, fpll-div/4, fpll-div/8, fpll-div/16, fpll-div/32, fs/2, fs/4

- Watchdog timer

Time-out cycle can be selected from $fs/2^{16}$, $fs/2^{18}$, $fs/2^{20}$ On detection of 2 errors, forcibly hard reset inside LSI. Operation start timing is selectable. (At reset release or write to register)

- Buzzer Output/ Reverse Buzzer Output

Output frequency can be selected from fpll-div/2⁹, fpll-div/2¹⁰, fpll-div/2¹¹, fpll-div/2¹², fpll-div/2¹³, fpll-div/2¹⁴, fx/2³, fx/2⁴

- A/D Converter: 10-bit × 12 channels
- Serial Interface: 4 channels

Serial 0: UART (full duplex)/ Clock synchronous

Clock synchronous serial interface

- Transfer clock source fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4, Timer 0 to 3 or Timer A divided by 1, 2, 4, 8, 16, External clock
- MSB/LSB can be selected as the first bit to be transferred, arbitrary sizes of 2 to 8 bits are selectable.
- Sequence transmission, reception or both are available
- Full duplex UART
 - Baud rate timer, selected from Timer 0 to 3 or Timer A
 - Parity check, overrun error/ framing error detection
 - Transfer size 7 to 8 bits can be selected

Serial 1: UART (full duplex)/ Clock synchronous

Clock synchronous serial interface

- Transfer clock source fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4, Timer 0 to 3 or Timer A divided by 1, 2, 4, 8, 16, External clock
- MSB/LSB can be selected as the first bit to be transferred, arbitrary sizes of 2 to 8 bits are selectable.

- Sequence transmission, reception or both are available.

- Full duplex UART
 - Baud rate timer, selected from Timer 0 to 3 or Timer A
 - Parity check, overrun error/ framing error detection
 - Transfer size 7 to 8 bits can be selected

Serial 2: UART (full duplex)/ Clock synchronous

Clock synchronous serial interface

- Transfer clock source fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/64, fs/2, fs/4, Timer 0 to 3 or Timer A divided by 1, 2, 4, 8, 16, External clock
- MSB/LSB can be selected as the first bit to be transferred,

arbitrary sizes of 2 to 8 bits are selectable.

- Sequence transmission, reception or both are available.

Full duplex UART

- Baud rate timer, selected from Timer 0 to 3 or Timer A
- Parity check, overrun error/ framing error detection
- Transfer size 7 to 8 bits can be selected
- Serial 4: Multi master IIC/ Clock synchronous

Clock synchronous serial interface

- Transfer clock source fpll-div/2, fpll-div/4, fpll-div/16, fpll-div/32, fs/2, fs/4, Timer 0 to 3 or Timer A divided by 1, 2, 4, 8, 16, External clock
- MSB/LSB can be selected as the first bit to be transferred,
 - arbitrary sizes of 2 to 8 bits are selectable.

- Sequence transmission, reception or both are available.

Multi master IIC

- 7-bit slave address is settable.
- General call communication mode is supported.

- Automatic Reset:

Power detection level: 4.3 V (at rising), 4.2 V (at falling)

- LED Driver: 8 pins (Port A)

- Ports

I/O ports	72 pins
Serial Interface pins	21 pins
Timer I/O	11 pins
Buzzer output pins	2 pins
A/D input pins	12 pins
External Interrupt pins	5 pins
LED (large current) driver	8 pins
High-speed oscillation	2 pins
Low-speed oscillation	2 pins
Special pins	8 pins
Operation mode input pins	3 pins
Reset input pin	1 pin
Analog reference voltage input pin	1 pin
Power pins	3 pins

1.3 Pin Description

1.3.1 Pin configuration




Figure:1.3.1 Pin Configuration (80-pin LQFP)

Panasonic -

1.3.2 Pin Specification

	1	1	1	1	
Pins	Special Functions	I/O	Direction Control	Pin Control	Functions Description
	TM7IOB	in/out			Timer 7 input/output
P00	SBI1A	in/out	P0DIR0	P0PLU0	Serial 1 data input
	RXD1A	in/out]		UART 1 data input
	TM8IOB	in/out			Timer 8 input/output
P01	SBO1A	in/out	P0DIR1	P0PLU1	Serial 1 data input/output
FUI	TXD1A	in/out	PUDIRI	FUFLUI	UART 1 data input/output
	OCD_DATA	in/out			On-boad programmer data pin
P02	SBT1A	in/out	P0DIR2	P0PLU2	Serial 1 clock input/output
F UZ	OCD_CLK	in/out	FUDINZ	FUFLUZ	On-boad programmer clock supply pin
P03	TM0IOB	in/out	P0DIR3	P0PLU3	Timer 0 input/output
F03	TM2IOB	in/out	FUDIKS	FUFLUS	Timer 2 input/output
P04	-	in/out	P0DIR4	P0PLU4	-
P05	-	in/out	P0DIR5	P0PLU5	-
P06	-	in/out	P0DIR6	P0PLU6	-
P10	-	in/out	P0DIR10	P0PLU10	-
P20	IRQ0	in/out	P2DIR0	P2PLU0	External Interrupt 0
P21	IRQ1	in/out	P2DIR1	P2PLU1	External Interrupt 1
P22	IRQ2	in/out	P2DIR2	P2PLU2	External Interrupt 2
P23	IRQ3	in/out	P2DIR3	P2PLU3	External Interrupt3
P24	IRQ4	in/out	P2DIR4	P2PLU4	External Interrupt4
P25	OSC1	in/out	P2DIR5	P2PLU5	Ceramic/crystal high-speed clock input
P26	OSC2	in/out	P2DIR6	P2PLU6	Ceramic/crystal high-speed clock output
P27	NRST	in/out	-	-	Reset
P33	SB04B	in/out	P3DIR3	P3PLU3	Serial 4 data input/output
F 33	SDA4B	in/out	FSDIKS	FSFLUS	Multi-master IIC 4 data input/output
P34	SBT4B	in/out	P3DIR4	P3PLU4	Serial 4 clock input/output
F 34	SCL4B	in/out	F3DIR4	F3FL04	Multi-master IIC 4 clock input/output
P35	SBI4B	in/out	P3DIR5	P3PLU5	Serial 4 data input
P43	SBO0B	in/out		P4PLU3	Serial 0 data input/output
F43	TXD0B	in/out	P4DIR3	F4FL03	UART 0 data input/output
P44	SBI0B	in/out	P4DIR4	P4PLU4	Serial 0 data input
F 44	RXD0B	in/out		1 41 LU4	UART 0 data input
P45	SBT0B	in/out	P4DIR5	P4PLU5	Serial 0 clock input/output
P46	-	in/out	P4DIR6	P4PLU6	-
P47	-	in/out	P4DIR7	P4PLU7	-
	KEY0	in/out			Key interrupt 0
P50	SBO0A	in/out	P5DIR0	P5PLU0	Serial 0 data input/output
	TXD0A	in/out	1		UART 0 data input/output
	KEY1	in/out			Key interrupt 1
P51	SBIOA	in/out	P5DIR1	P5PLU1	Serial 0 data input
	RXD0A	in/out	1		UART 0 data input

Pins	Special Functions	I/O	Direction Control	Pin Control	Functions Description
550	KEY2	in/out	050100	DEDLUG	Key interrupt 2
P52	SBT0A	in/out	P5DIR2	P5PLU2	Serial 0 clock input/output
P53	KEY3	in/out	P5DIR3	P5PLU3	Key interrupt 3
F33	BUZZER	in/out	FSDIKS	1 01 200	Buzzer output
P54	KEY4	in/out	P5DIR4	P5PLU4	Key interrupt 4
F 34	NBUZZER	in/out	F JDIR4	F JF LO4	Buzzer reverse output
P55	KEY5	in/out	P5DIR5	P5PLU5	Key interrupt 5
P56	KEY6	in/out	P5DIR6	P5PLU6	Key interrupt 6
P57	KEY7	in/out	P5DIR7	P5PLU7	Key interrupt 7
P61	-	in/out	P6DIR1	P6PLU1	-
P62	TM1IOB	in/out	P6DIR2	P6PLU2	Timer 1 input/output
P63	ТМЗІОВ	in/out	P6DIR3	P6PLU3	Timer 3 input/output
P64	-	in/out	P6DIR4	P6PLU4	-
P65	SBI4A	in/out	P6DIR5	P6PLU5	Serial 4 data input
P66	SBO4A	in/out	P6DIR6	P6PLU6	Serial 4 data input/output
FOO	SDA4A	in/out	FODINO	FOFLOO	Multi-master IIC 4 data input/output
P67	SBT4A	in/out	P6DIR7	P6PLU7	Serial 4 clock input/output
107	SCL4A	in/out	1 OBIN	FOPLU/	Multi-master IIC 4 clock input/output
P70	SBO2	in/out	P7DIR0	P7PLU0	Serial 2 data input/output
F70	TXD2	in/out	PTDINO	F 7 F LOO	UART 2 data input/output
P71	SBI2	in/out	P7DIR1	P7PLU1	Serial 2 data input
F71	RXD2	in/out	FIDIN		UART 2 data input
P72	SBT2	in/out	P7DIR2	P7PLU2	Serial 2 clock input/output
P73	-	in/out	P7DIR3	P7PLU3	-
P74	-	in/out	P7DIR4	P7PLU4	-
P75	SBO1B	in/out	P7DIR5	P7PLU5	Serial 1 data input/output
170	TXD1B	in/out	17Bitto	111 200	UART 1 data input/output
P76	SBI1B	in/out	P7DIR6	P7PLU6	Serial 1 data input
	RXD1B	in/out	1.12.110		UART 1 data input
P77	SBT1B	in/out	P7DIR7	P7PLU7	Serial 1 clock input/output
P80	-	in/out	P8DIR0	P8PLU0	-
P81	-	in/out	P8DIR1	P8PLU1	-
P82	-	in/out	P8DIR2	P8PLU2	-
P83	-	in/out	P8DIR3	P8PLU3	-
P84	-	in/out	P8DIR4	P8PLU4	-
P85	-	in/out	P8DIR5	P8PLU5	-
P86	-	in/out	P8DIR6	P8PLU6	-
P87	-	in/out	P8DIR7	P8PLU7	-
P90	XI	in/out	P9DIR0	P9PLU0	Ceramic/crystal low-speed clock input
P91	хо	in/out	P9DIR1	P9PLU1	Ceramic/crystal low-speed clock output
P92	-	in/out	P9DIR2	P9PLU2	-
P93	-	in/out	P9DIR3	P9PLU3	
P94	-	in/out	P9DIR4	P9PLU4	-
P95	-	in/out	P9DIR5	P9PLU5	-

Pins	Special Functions	I/O	Direction Control	Pin Control	Functions Description
	AN0	in/out			Analog 0 input
PA0	LED0	in/out	PADIR0	PAPLU0	LED driving pin 0
	TM0IOA	in/out			Timer 0 input/output
	AN1	in/out			Analog 1 input
PA1	LED1	in/out	PADIR1	PAPLU1	LED driving pin 1
	TM1IOA	in/out			Timer 1 input/output
	AN2	in/out			Analog 2 input
PA2	LED2	in/out	PADIR2	PAPLU2	LED driving pin 2
	TM2IOA	in/out			Timer 2 input/output
	AN3 in/out	in/out		PAPLU3	Analog 3 input
PA3	LED3	in/out	PADIR3		LED driving pin 3
	TM3IOA	in/out			Timer 3 input/output
PA4	AN4	in/out	PADIR4	PAPLU4	Analog 4 input
FA4	LED4	in/out	FADIR4		LED driving pin 4
	AN5	in/out	PADIR5	PAPLU5	Analog 5 input
PA5	LED5	in/out			LED driving pin 5
	TM7IOA	in/out			Timer 7 input/output
	AN6	in/out		PAPLU6	Analog 6 input
PA6	LED6	in/out	PADIR6		LED driving pin 6
	TM8IOA	in/out			Timer 8 input/output
PA7	AN7	in/out	PADIR7	PAPLU7	Analog 7 input
FA/	LED7	in/out	FADIR/	FAFLUI	LED driving pin 7
PB0	AN8	in/out	PBDIR0	PBPLU0	Analog 8 input
PB1	AN9	in/out	PBDIR1	PBPLU1	Analog 9 input
PB2	AN10	in/out	PBDIR2	PBPLU2	Analog 10 input
PB3	AN11	in/out	PBDIR3	PBPLU3	Analog 11 input



1.3.3 Pin Functions

	D5 and 0 V connect 0.1 μF + 1 μF or	
	internal power stabilization.	
VDD18 19 - Internal power output pin power supply to external de	m internal power circuit. Don't use the evice. For internal power circuit output .1 μ F + 1 μ F one bypass capacitor	
	bins to ceramic or crystal ocsillators for ation. If the clock is an external input,	
	ave OSC2 open. The chip will not oper-	
NRST 12 I/O Reset pin [Active low] P27 and contains an interm this pin low initialize the intu setting the input to high rele the system clock to stabiliz a capacitor is to be inserted	ten power is turned on, is allocated as al pull-up resistor (Typ. 50 kΩ). Setting ernal state of the device. Thereafter, eases the reset. The hardware waits for re, then processes the reset interrupt. If d between NRST and VSS, it is recom- licities to be tween NRST and	
ATRST 11 input Auto reset setting pin Input "High" to enable auto function	reset function and "Low" to disable this	
P00 21		
P01 22		
	ort. Each bit can be set individually as	
P03 24 I/O I/O port 0 each bit can be selected in	either an input or output by PODIR register. A pull-up resistor for each bit can be selected individually by POPLU register. At reset, the input mode is selected and pull-up resistor is disabled (high impedance).	
P05 26		
P06 27		
P10 33 I/O I/O port 1 put by P1DIR register. A put	rt. It can be set as either an input or out- Il-up resistor can be selected by P1PLU mode is selected and pull-up resistor is	
P20 28		
P21 29	7-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by P2DIR register. A pull-up resistor for each bit can be selected individually by P2PLU register. At reset,	
P23 31 I/O I/O port 2 each bit can be selected in		
P24 32 the input mode is selected i impedance)	and pull-up resistor is disabled (high	
P25 16		
P26 17		
P27 12 input input port 2 P27 has an N-channel oper	en-drain configuration.	
	ort. Each bit can be set individually as	
P34 35 I/O I/O port 3 each bit can be selected in	/ P3DIR register. A pull-up resistor for adividually by P3PLU register.	
P35 36 At reset, the input mode is s (high impedance).	selected and pull-up resistor is disabled	
P43 37		
	5-bit CMOS tri-state I/O port. Each bit can be set individually as	
P45 39 I/O I/O port 4 each bit can be selected in	/ P4DIR register. A pull-up resistor for idividually by P4PLU register. At reset, and pull-up resistor is disabled (high	
P46 40 the input mode is selected i impedance).	ana pairap resistor is disabled (nigh	
P47 41		

Pins	NO	I/O	Function	Description
P50	49			
P51	48			
P52	47			A bit AMAA bi state VA and East bit and he and individually an
P53	46	I/O		8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by PSDIR register. A pull-up resistor for
P54	45		I/O port 5	each bit can be selected individually by P5PLU register. At reset, the input mode is selected and pull-up resistor is disabled
P55	44			(high impedance).
P56	43			
P57	42			
P61	50			
P62	51			
P63	52			7-bit CMOS tri-state I/O port. Each bit can be set individually as
P64	53	I/O	I/O port 6	either an input or output by P6DIR register. A pull-up resistor for each bit can be selected individually by P6PLU register. At reset,
P65	54			the input mode is selected and pull-up resistor is disabled (high impedance).
P66	55			
P67	56			
P70	57			
P71	58			
P72	59			8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by P7DIR register. A pull-up resistor for each bit can be selected individually by P7PLU register. At reset, the input mode is selected and pull-up resistor is disabled (high impedance).
P73	60		O I/O port 7	
P74	61	I/O		
P75	62			
P76	63			
P77	64			
P80	65			
P81	66			
P82	67			
P83	68	I/O I/O poi		8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by P8DIR register. A pull-up resistor for
P84	69		the input	each bit can be selected individually by P8PLU register. At reset, the input mode is selected and pull-up resistor is disabled (high impedance).
P85	70			
P86	71			
P87	72			
P90	13			
P91	14			
P92	73			6-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by P9DIR register. A pull-up resistor for
P93	74	I/O	I/O port 9	each bit can be selected individually by P9PLU register. At reset, the input mode is selected and pull-up resistor is disabled
P94	75			(high impedance).
P95	76			
PA0	1			
PA1	2			
PA2	3			
PA3	4			8-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by PADIR register. A pull-up resistor for
PA4	5	I/O	I/O port A	each bit can be selected individually by PAPLU register. At reset, the input mode is selected and pull-up resistor is disabled (high
PA5	6			impedance).
PA6	7			
PA7	8			
I				

Pins	NO	I/O	Function	Description	
PB0	80				
PB1	79			4-bit CMOS tri-state I/O port. Each bit can be set individually as either an input or output by PBDIR register. A pull-up resistor for	
PB2	78	I/O	I/O port B	each bit can be selected individually by PBPLU register. At reset, the input mode is selected and pull-up resistor is disabled	
PB3	77			(high impedance).	
SBO0A	49				
SBO0B	37			Transmission data output pins for serial interface 0,1,2,4. The out- put configuration, either COMS push-pull or Nch open-drain can be	
SBO1A	22			selected in P0ODC, P3ODC, P4ODC, P5ODC, P6ODC and	
SBO1B	62	Output	Serial interface transmission data out- put pins	P7ODC registers. Pull-up resistor can be selected in P0PLU, P3PLU, P4PLU, P5PLU, P6PLU, and P7PLU registers. Select out-	
SBO2	57			put mode in P0DIR, P3DIR, P4DIR, P5DIR, P6DIR, and P7DIR registers and set serial data output mode in serial mode register 1 (2000) 2010 1001 2010 1001 2010 2010 2010	
SBO4A	55			(SC0MD1, SC1MD1, SC2MD1, SC4MD1). These can be used as normal I/O pins when serial interface is not used.	
SBO4B	34				
SBI0A	48				
SBI0B	38			Percention data input nine for parial interface 0.4.0.4. Dull up and	
SBI1A	21			Reception data input pins for serial interface 0,1,2,4. Pull-up resis- tor can be selected in POPLU, P3PLU, P4PLU, P5PLU, P6PLU and P7PLU registers. Select the output mode in POIDE P3PLP	
SBI1B	63	Input	Serial interface reception data input pins	and P7PLU registers. Select the output mode in P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers and select serial data input mode in serial mode register 1 (SC0MD1, SC1MD1,	
SBI2	58			SC2MD1, SC4MD1). These can be used as normal I/O pins when serial interface is not used.	
SBI4A	54			Serial Intellate IS HUL USEU.	
SBI4B	36	1			
SBT0A	47				
SBT0B	39		Serial interface Clock I/O pins	Clock I/O pins for serial interface 0,1,2,4. The output configuration, either COMS push-pull or Nch open-drain can be selected in PODDC, P3ODC, P4ODC, P5ODC, P6ODC and P7ODC registers. Pull-up resistor can be selected in P0PLU, P3PLU, P4PLU, P5PLU, P6PLU and P7PLU registers. Select clock I/O in P0DIR, P3DIR, P4DIR, P5DIR, P6DIR and P7DIR registers and serial mode register 1 (SC0MD1, SC1MD1, SC2MD1, SC4MD1) with the communication mode. These can be used as normal I/O pins when	
SBT1A	23				
SBT1B	64	I/O			
SBT2	59				
SBT4A	56			serial interface is not used.	
SBT4B	35				
TXD0A	49			In serial interface 0,1,2 in UART mode, this pin is configured as the transmission data output pin. The output configuration of ther	
TXD0B	37			transmission data output pin. The output configuration, either COMS push-pull or Nch open-drain can be selected in PODDC, P4ODC, P5ODC, P6ODC and P7ODC registers. Pull-up resistor can be selected by P0PLU, P4PLU, P5PLU(D), P6PLU and P7PLU registers. Select the output mode in P0DIR, P4DIR,	
TXD1A	22	Output	UART transmission data output pins		
TXD1B	62			P5DIR, P6DIR and P7DIR registers and select serial data output mode in serial mode register 1 (SC0MD1, SC1MD1, SC2MD1).	
TXD2	57			These can be used as normal I/O pins when serial interface is not used.	
RXD0A	48			In serial interface 0,1,2 in UART mode, this pin is configured as the	
RXD0B	38			In serial interface 0, 1,2 in UAR I mode, this pin is configured as the reception data input pin. Pull-up resistor can be selected in P0PLU, P4PLU, P5PLU(D), P6PLU and P7PLU registers. Select the input	
RXD1A	21	Input	UART reception data output pins	mode in PODIR, P4DIR, P5DIR, P6DIR and P7DIR registers and select serial input in serial mode register 1 (SCOMD1, SC1MD1,	
RXD1B	63			SC2MD1). These can be used as normal I/O pins when serial interface is not used.	
RXD2	58				
SDA4A	55			In serial interface 4 in IIC mode, this pin is configured as the data I/ O pin. For the output configuration, select Nch open-drain in	
SDA4B	34	I/O	IIC data I/O pins	P30DC and P60DC register and set pull-up resistor in P3PLU and P6DLC register. Select the output mode in P0DIR register and P6DIR register select serial data I/O mode by serial mode register 1 (SC4MD1). These can be used as normal I/O pin when serial interface is not used.	
SCL4A	56			In serial interface 4 in IIC mode, this pin is configured as the clock I/O pin. For the output configuration, select Nch open-drain in	
SCL4B	35	I/O	IIC clock I/O pins	PODC and P6ODC register and set pull-up resistor by POPLU and P6PLU register. Select the output mode at PODIR register and P6DIR register select serial clock I/O mode in serial mode register 1 (SC4MD1). These can be used as normal I/O pin when serial interface is not used	

Pins	NO	I/O	Function	Description		
TM0IOA	1					
TM0IOB	24			Event counter clock input pin, timer output and PWM signal output pin for 8-bit timer 0 to 3. To use this pin as event clock input, con-		
TM1IOA	2					
TM1IOB	51	I/O	T 1/0 1	figure it as input by P0DIR, P6DIR and PADIR register. In the input mode, pull-up resistor can be selected in P0PLU, P6PLU, and		
TM2IOA	3		Timer I/O pins	PAPLU registers. For timer output, PWM signal output, select the special function pin in P00MD1, P00MD2, P60MD and PA0MD		
TM2IOB	24			registers, and set to the output mode in P0DIR, P6DIR and PADIR registers. These can be used as normal I/O pins when Timer I/O		
TM3IOA	4			pin is not used.		
TM3IOB	52					
BUZZER	46			Piezoelectric buzzer driving pin. Buzzer output is available to Port		
NBUZZER	45	Output	Buzzer output pins	5. The driving frequency can be set in DLYCTR register. In order to select Buzzer output, select the special function pin P5OMD reg- ister, and set P5DIR register to the output mode. At the same time, select Buzzer output in oscillation stabilization wait control register (DLYCTR). These can be used as normal I/O pins when Buzzer output is not used.		
TM7IOA	6			Event counter clock input pin, timer output and PWM signal output pin for 16-bit timer7and 8. To use this pin as event clock input, con-		
TM7IOB	21			figure it as input with PODIR and PADIR registers. In the input mode, pull-up resistor can be selected by POPLU and PAPLU reg-		
TM8IOA	7	I/O	Timer I/O pins	isters. For timer output, PWM signal output, select the special function pin in POOMD1 and PAOMD registers, and set to the out-		
TM8IOB	22			function pin in POOMD1 and PAOMD registers, and set to the out- put mode in PODIR and PADIR registers. These can be used as normal I/O pins when not used as timer I/O pins.		
VREF+	9	-	A/D reference voltage input pin	Reference power supply pin for A/D converter. Normally, the values of V_{REF+} = V_{DD5} is used.		
AN0	1					
AN1	2		put Analog input pins	Analog input pins for 12-channel, 10-bit A/D converter. Select the analog input by PAIMD, PBIMD register. When not used for analog input, these pins can be used as normal input pins.		
AN2	3					
AN3	4					
AN4	5					
AN5	6	input				
AN6	7	niput				
AN7	8					
AN8	80					
AN9	79					
AN10	78					
AN11	77					
IRQ0	28					
IRQ1	29			External interrupt input pins. Select the external interrupt input enable by IRQCNT register. The valid edge for IRQ0 to 4 can be		
IRQ2	30	Input	External interrupt	selected with IRQnICR register. IRQ2 to 4 can be set at both edges at pin voltage level. When not used for interrupts, these can		
IRQ3	31			be used as normal input pins.		
IRQ4	32					
KEY0	49					
KEY1	48					
KEY2	47	- Input				
KEY3	46		Key interrupt input pins	Input pins for KEY interrupt based on OR condition result of pin inputs. These can be set to key input pins by 1-bit with KEY inter-		
KEY4	45		nor aprinpar pino	rupt control register (KEYT3_1IMD, KEY3_2_IMD). When not used for KEY input, these pins can be used as normal I/O pins.		
KEY5	44					
KEY6	43					
KEY7	42					

Pins	NO	I/O	Function	Description		
LED0	1					
LED1	2					
LED2	3					
LED3	4	Output	LED drive pins	Large current output pins. Select the large current output by LED- CNT registers. When not used for LED output, these pins can be		
LED4	5	Output		used as normal I/O pins.		
LED5	6					
LED6	7					
LED7	8					
DMOD	20	Input	Mode switch input pins	Set always to $V_{\text{DD5}}.$		
MMOD	10	Input	ROM area switch input pins at start	Set always to $V_{\mbox{\scriptsize SS}}.$		



For the MMOD setup in rewriting the flash memory, refer to [Chapter Internal Flash Memory] of LSI User's Manual.

1.4 Block Diagram

1.4.1 Block Diagram




Figure:1.4.1 Block Diagram

Panasonic _

1.5 Electrical Characteristics

When using this LSI, consult our sales offices for the product specifications.

Structure	CMOS integrated circuit	
Application	General-purpose	
Function	CMOS 8-bit single chip microcomputer	

1.5.1 Absolute Maximum Ratings

A. Absolute Maximum Ratings *2 *3 *4


 $V_{SS} = 0 V$


		J		. 33	
	Pa	arameter	Symbol	Rating	Unit
A1	Power supply volta	age	V _{DD5}	-0.3 to +7.0	
A2	Power supply volta	age	V _{DD18}	-0.3 to +2.5	
A3	Input pin voltage		VI	-0.3 to V _{DD5} +0.3 (upper limit: 7.0 V)	V
A4	Output pin voltage		Vo	-0.3 to V _{DD5} +0.3 (upper limit: 7.0 V)	
A5	I/O pin voltage		V _{IO1}	-0.3 to V _{DD5} +0.3 (upper limit: 7.0 V)	
A6		LED output	I _{OL1} (peak)	30	
A7	Peak output current	Other than LED output	I _{OL2} (peak)	20	
A8		All pins	I _{OH} (peak)	-10	
A9		LED output	I _{OL1} (avg)	20	mA
A10	Average output current *1	Other than LED output	I _{OL2} (avg)	15	
A11		All pins	I _{OH} (avg)	-5	
A12					
A13	Power dissipation		PD	400	mW
A14				400	mvv
A15					
A16	Operating ambient	temperature	T _{opr}	-40 to +85	°C
A17	Storage temperatu	re	T _{STG}	-55 to +125	
*4	A multiple data a multiple data				

*1 Applied to any 100 ms period.

*2 Connect at least one bypass capacitor of 0.1 μ F + 1.0 μ F or larger between VDD5 pin and GND for the internal power voltage stabilization.

*3 Connect appropriate capacitor about 0.1 μF + 1.0 μF between VDD18 pin and VSS pin, near the microcontroller according to the Figure:1.5.1 shown below for the internal power supply stabilization.





*4 The absolute maximum ratings are the limit values beyond which the LSI may be damaged.

1.5.2 Operating Conditions

B. Operating Conditions

 $V_{SS} = 0 V$ Ta = -40 °C to +85 °C

61

	Parameter	Symbol	Symbol Conditions		Rating		
	Farameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Pow	er supply voltage *5	•					
B1	Power supply voltage	V _{DD1}		4.0		5.5	
B2	RAM retention power supply voltage	V _{DD2}	During STOP mode	2.2		5.5	V
Ope	rating speed *6	•					
В3		t _{c1}	$V_{DD5} = 4.0 V \text{ to } 5.5 V$ (When ROMHND flag of HANDSHAKE register is "1".)	0.05			
B4	Instruction execution time fs	t _{c2}	V _{DD5} = 4.0 V to 5.5 V (When ROMHND flag of HANDSHAKE reg-	0.10			μs

*5 fs: Machine clock frequency

B5

*6 tc1 to 2: when the machine clock is selected from external high-speed oscillation, internal high-speed oscillation, or both the oscillations multiplied by PLL.

ister is "0".)

t_{c3}

V_{DD5} = 4.0 V to 5.5 V

External Oscillator 1 Figure:1.5.2

B6	Frequency	f _{hosc1}	V _{DD5} is within the specified operating power supply voltage range. (Refer to the ratings of B1 to B2 for the operating supply voltage range)	2.0		10	MHz
B7	Internal feedback resistor	R _{f10}	V _{DD5} = 5.0 V		980		kΩ
Exte	rnal Oscillator 2 Figure:1	.5.3					
B8	Frequency	f _{sosc1}	V _{DD5} = 4.0 V to 5.5 V		32.768		kHz
B9	Internal feedback resistor	R _{f20}	V _{DD5} = 5.0 V		6.2		MΩ




Figure:1.5.2 External Oscillator 1




Figure:1.5.3 External Oscillator 2

Connect external capacitors suited for the used oscillator.

The reference value denotes external capacity value based on our matching result. When crystal oscillator or ceramic oscillator is used, the oscillation frequency is changed depending on the value of capacitor. For external capacity value, please consult the oscillator manufacturer and perform matching tests enough for determining appropriate values.

 $V_{DD5} = 4.0 \text{ V to } 5.5 \text{ V}$ $V_{SS} = 0 \text{ V}$ Ta = -40 °C to +85 °C

	Parameter		Symbol Conditions		Rating						
	Parameter	Symbol	Symbol Conditions		TYP	MAX	Unit				
Exte	rnal clock input 1 OSC1 (OSC2 i	s unconnecte	ed)				<u></u>				
B10	Clock frequency	f _{hosc2}		2		10.0	MHz				
B11	High-level pulse width *7	t _{wh1}		45							
B12	Low-level pulse width *7	t _{wl1}	- Figure:1.5.4 -	45							
B13	Rising time	t _{wr1}		0		5.0	ns				
B14	Falling time	t _{wf1}	Figure:1.5.4	0		5.0					
*7	*7 The clock duty ratio should be 45 % to 55 %										
Exte	rnal clock input 2 XI (XO is unco	nnected)									
D15	Cleak fraguenay	f			22 769						

B15	Clock frequency	f _{sosc2}			32.768		kHz
B16	High-level pulse width *7	t _{wh2}	Figure:1.5.5		4.5		μS
B17	Low-level pulse width *7	t _{wl2}			4.5		μS
B18	Rising time	t _{wr2}		0		20	ns
B19	Falling time	t _{wf2}	Figure:1.5.5	0		20	ns




Figure:1.5.4 OSC1 Timing Chart




Figure:1.5.5 XI Timing Chart

1.5.3 DC Characteristics

C. DC Characteristics

 $V_{SS} = 0 V$ Ta = -40 °C to +85 °C

	Deverseter	Question	Conditions		Rating		Unit
	Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Pow	ver supply currer	nt *8					
C1	I _{DD1}		V _{DD5} =5 V fosc=10 MHz [Double-speed mode: fs=fosc] (PLL is not used) *9		5	14	
C2			V _{DD5} =5 V fosc=10 MHz [Multiplied by 2, Divided by 2: fs=fosc] (PLL is used) *9		6	18	mA
C3	operation	I _{DD3}	V _{DD5} =5 V fosc=10 MHz [Multiplied by 2: fs=20 MHz] (PLL is used) *9		9	20	IIIA
C4	I _{DD4}		V _{DD5} =5 V frc=16 MHz [Double-speed mode: fs=16 MHz] (PLL is not used) *9		6	15	
C5	Power supply current during operation	I _{DD5}	V _{DD5} =5 V fx=32.768 kHz [fs=fx/2]		200	400	μΑ
C6	Power supply current during STOP mode	I _{DD6}	V _{DD5} =5 V		145	245	μΑ

*8 Measured without loading (pull-up and pull-down resistors are not connected.)

To measure the power supply current during operation I_{DD1} to $I_{\text{DD4}};$

- 1. Set all I/O pins to input mode,
- 2. Set the CPU mode to "NORMAL mode",
- 3. Fix pin MMOD to V_{SS} level and input pins to V_{DD5} level
- 4. Input the rectangular wave of 10 MHz with amplitude of V_{DD5} and $V_{\text{SS}},$ from pin OSC1.

To measure the power supply current during SLOW mode I_{DD5} ;

- 1. Set all I/O pins to input mode
- 2. Set the CPU mode to "SLOW mode"
- 3. Fix the MMOD to $V_{\mbox{\scriptsize SS}}$ level and input pins to $V_{\mbox{\scriptsize DD5}}$ level

To measure the power supply current during STOP mode I_{DD6} ;

- 1. Set the CPU mode to "STOP mode",
- 2. Fix pin MMOD to V_{SS} level and input pin to V_{DD5} level
- 3. Open pin OSC1.
- *9 When ROMHND flag of HANDSHAKE register is set to "1"



 $V_{DD5} = 4.0 \text{ V to } 5.5 \text{ V } V_{SS} = 0 \text{ V}$ $Ta = -40 \text{ }^{\circ}\text{C to } +85 \text{ }^{\circ}\text{C}$

	5				Rating		
	Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Input	pin 1 ATRST, MMOD	1		- I - I		1	
C7	Input high voltage	V _{IH1}		0.8V _{DD5}		V _{DD5}	V
C8	Input low voltage	V _{IL1}		0		0.2V _{DD5}	v
C9	Input leakage current	I _{LK1}	$V_{IN} = 0 V \text{ to } V_{DD5}$			± 2	μA
Input	pin 2 P27/NRST	1		- I - I		1	
C10	Input high voltage	V _{IH2}		0.8V _{DD5}		V _{DD5}	V
C11	Input low voltage	V _{IL2}		0		0.15V _{DD5}	v
C12	Pull-up resistor	R _{RH2}	V _{DD5} =5 V, V _{IN} = V _{SS}	10	50	100	kΩ
I/O p P00 t		6, P62 to I	P67, P70 to P77, P80 to P87				
C13	Input high voltage	V _{IH3}		0.8V _{DD5}		V _{DD5}	V
C14	Input low voltage	V _{IL3}		0		0.2V _{DD5}	v
C15	Input leakage current	I _{LK3}	V _{IN} =0 V to V _{DD5}			±2	μA
C16	Pull-up resistor	R _{RH3}	V _{DD5} =5.0 V, V _{IN} =V _{SS} Pull-up resistor ON	10	50	100	kΩ
C17	Output high voltage	V _{OH3}	V _{DD5} =5.0 V, I _{OH} =-0.5 mA	4.5			V
C18	Output low voltage	V _{OL3}	V _{DD5} =5.0 V, I _{OL} =1.0 mA			0.5	v
I/O p	in 4 PA0 to PA7	I				1	
C19	Input high voltage	V _{IH4}		0.8V _{DD5}		V _{DD5}	V
C20	Input low voltage	V _{IL4}		0		0.2V _{DD5}	•
C21	Input leakage current	I _{LK4}	V_{IN} =0 V to V_{DD5}			± 2	μΑ
C22	Pull-up resistor	R _{RH4}	V _{DD5} =5.0 V, V _{IN} =V _{SS} Pull-up resistor ON	10	50	100	kΩ
C23	Output high voltage	V _{OH4}	V _{DD5} =5.0 V, I _{OH} =-0.5 mA	4.5			
C24	Output low voltage 1	V _{OL41}	V _{DD5} =5.0 V, I _{OL} =1.0 mA LED output OFF			0.5	V
C25	Output low voltage 2	V _{OL42}	V _{DD5} =5.0 V, IOL=15.0 mA LED output ON			1.0	



 $V_{DD5} = 4.0 \text{ V to } 5.5 \text{ V } V_{SS} = 0 \text{ V}$ Ta = -40 °C to +85 °C

	Parameter	Symbol	vmbol Conditions		Rating				
	Farameter	Symbol	Conditions	MIN	TYP	MAX	Unit		
	: pin 5 to P57, P90, P91, P94			· · ·					
C26	Input high voltage	V _{IH5}		0.8V _{DD5}		V _{DD5}	V		
C27	Input low voltage	V_{IL5}		0		0.2V _{DD5}	v		
C28	Input leakage current	I _{LK5}	$V_{IN}=0$ V to V_{DD5}			±2	μA		
C29	Pull-up resistor	R _{RH5}	V _{DD5} =5.0 V, V _{IN} =V _{SS} Pull-up resistor ON	10	50	100	kΩ		
C30	Pull-down resistor	R _{RL5}	V _{DD5} =5.0 V, V _{IN} =V _{DD5} Pull-down resistor ON	10	50	100	K22		
C31	Output high voltage	V _{OH5}	V _{DD5} =5.0 V, I _{OH} =-0.5 mA	4.5			V		
C32	Output low voltage	V _{OL5}	V _{DD5} =5.0 V, I _{OL} =1.0 mA			0.5	v		
Input	pin 6 DMOD	•							
C33	Input high voltage	V _{IH6}		0.8V _{DD5}		V _{DD5}	V		
C34	Input low voltage	V _{IL6}		0		0.2V _{DD5}	v		
C35	Pull-up resistor	R _{RH6}	V _{DD5} =5.0 V, V _{IN} =V _{SS} Pull-up resistor ON	10	50	100	kΩ		

1.5.4 A/D Converter Characteristics

D. A/D Converter Characteristics *10

 $V_{DD5} = 5.0 V V_{SS} = 0 V$ Ta = -40 °C to +85 °C

	Parameter	Symbol	Conditions		Rating		Unit
	Falameter	Symbol	Conditions	MIN	TYP	MAX	Unit
D1	Resolution					10	Bits
D2	Non-linearity error 1		V_{DD5} =5.0 V, V_{SS} =0 V			± 3	
D3	Differential non-linear- ity error 1		V _{REF+} =5.0 V T _{AD} =800 ns			± 3	LSB
D4	Zero transition voltage		V_{DD5} =5.0 V, V_{SS} =0 V		10	30	
D5	Full-scale transition voltage		V _{REF+} =5.0 V T _{AD} =800 ns	4970	4990		mV
D6	A/D conversion time		T _{AD} =800 ns	12.93			
D7	Sampling time		T _{AD} =800 ns	1.6			μS
D8	Reference voltage	V _{REF+}	Note)	4.0		V_{DD5}	V
D9	Analog input voltage			V _{SS}		V _{REF+}	v
D10	Analog input leakage current		Channel OFF V _{ADIN} =V _{SS} to V _{DD5}			±2	μA
D11	Reference voltage pin input leakage current		Ladder resistance OFF $V_{SS} \leq V_{REF+} \leq V_{DD5}$			± 5	μΛ
D12	Ladder resistance	R _{LADD}	V _{DD5} =5.0 V	15	40	80	kΩ

*11 T_{AD} is A/D conversion clock cycle.

The specification values of D2 to D5 are guaranteed on the condition of V_{DD5}=V_{REF+}=5 V, V_{SS}=0 V.



Even if A/D function is not used, the voltage of VREF+ pin must be set between 4.0 V and $V_{\text{DD5}}.$



1.5.5 Auto Reset Characteristics

E. Auto Reset Characteristics

 $V_{DD5} = V_{RST}$ to 5.5 V $V_{SS} = 0$ V

Ta = -40 °C to +85 °C											
	Parameter		Conditions		Rating						
			Symbol Conditions		TYP	MAX	Unit				
Powe	Power supply voltage										
E1	Operating supply voltage	V _{DD7}	Auto reset is used	V _{RST}		5.5	V				
Powe	r supply voltage										
E2	Power detection level	V _{RST1}	At rising	4.10	4.30	4.50	V				
E3	Power detection level	V _{RST2}	At falling	4.00	4.20	4.40	v				
E4	Supply voltage change rate	$\Delta t / \Delta V$		2			ms/V				

1.5.6 Internal High-speed Oscillation Circuit

F. Internal High-speed Oscillation Circuit

 V_{DD5} = 4.0 V to 5.5 V V_{SS} = 0 V

Parameter		Symbol	Conditions		Unit		
	T arameter	Symbol		MIN	TYP	MAX	Offic
F1	Internal high-speed oscil- lation circuit frequency	f _{rc}	Ta = -40 °C to +85 °C		16		MHz
	Temperature dependence	f _{rc3}	Ta = 25 °C	-5.0		5.0	%
F3	of oscillation frequency	f _{rc4}	Ta = -40 °C to +85 °C	-5.0		5.0	70

1.5.7 Flash EEPROM Program Conditions

G. Flash EEPROM Program Conditions

 $V_{DD5} = 4.0 \text{ V to } 5.5 \text{ V } V_{SS} = 0 \text{ V*11}$ Ta = -40 °C to +85 °C


	Parameter	Symbol	Conditions			Unit	
	Falameter	Symbol		MIN	TYP	MAX	Onit
G1	Programming supply volt- age	V _{DDEW}		4.0		5.5	V
G2	Programming/Erasing times of 32KB, 20KB Sector *2	E _{MAX1}		1000			Times
G3	Programming/Erasing times of 4KB Sector *2	E _{MAX2}		10000			Times
G4	Data retention period of 32KB, 20KB Sector *1	T _{HOLD1}	Ta= 85°C, P/E times \leq 1000	20			Years
G5	Data retention period of 4KB Sector *1	T _{HOLD2}	Ta= 85°C, P/E times \leq 1000 *2	20			Years
00		T _{HOLD3}	Ta= 65°C, P/E times \leq 10000 *2	20			Years

*1 Contain the period when power supply voltage is not supplied.

*2 Programming/Erasing times(P/E Times) is counted by the number of time a sector is erased. It is controlled on sector basis. For example, if writing 1 byte of data in any sector for hundred of times and then erasing the sector, a single rewriting is counted. Also, the number of times of rewriting in another sector, in which erasing is not performed, is not counted. Overwriting data is disabled. To rewrite data, write the data after erasing sectors.

1.6 Package Dimension

Package code: LQFP080-P-1414EUnit: mm







This package dimension is subject to change. Before using this product, please obtain product specifications from our sales offices.

Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for general applications (such as office equipment, communications equipment, measuring instruments and household appliances), or for specific applications as expressly stated in this book. Consult our sales staff in advance for information on the following applications:

• Special applications (such as for airplanes, aerospace, automotive equipment, traffic signaling equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.

It is to be understood that our company shall not be held responsible for any damage incurred as a result of or in connection with your using the products described in this book for any special application, unless our company agrees to your using the products in this book for any special application.

- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.

Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.

(6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.

(7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.

20100202