



LC35W256GM, GT-70U

256K (32768-words × 8-bit) SRAM
with \overline{OE} and \overline{CE} control pins

Preliminary

Overview

The LC35W256GM-70U and LC35W256GT-70U are 32768-words by 8-bit asynchronous silicon gate low supply voltage CMOS SRAMs. These devices adopt a full-CMOS type six-transistor memory cell, and feature ultralow supply voltage operation, a low operating mode current drain, and an ultralow standby mode current drain. These devices provide an \overline{OE} pin for high-speed memory access and a \overline{CE} chip select pin for device selection and low power mode control. Thus these devices are optimal for use in systems that require low power and battery backup. They also allow easy expansion of memory capacities. Their ultralow standby mode current drain allows them to be used in capacitor backed up systems.


Features

- Supply Voltage : 2.7V to 3.6V
- Access time : 70 ns (max.)
- Standby current : 2.0 μ A ($T_a \leq 70^\circ\text{C}$)
: 5.0 μ A ($T_a \leq 85^\circ\text{C}$)
- Operating Temperature : -40°C to $+85^\circ\text{C}$
- DATA Retention Voltage : 2.0 V to 3.6 V
- Input Levels : CMOS-Compatible
[0.2 V_{CC} /0.8 V_{CC}]
- SOP28 (450mil) Plastic Package
- Control Input (\overline{OE} , \overline{CE})
- Common Input/Output Pins, Three-state Outputs
- No Clocks or Timing Signals Required


Package Dimensions

unit: mm

3187B-SOP28D



3221-TSOP28A



■ Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.



■ SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Company

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN


LC35W256GM, GT-70U

Pin Assignment



LC35W256GM, GT-70U

Block Diagram



Pin Name

Pin Name	Pin function	Pin Name	Pin function
\overline{CE}	Chip Enable Input	V_{CC}	Power
\overline{OE}	Output Enable Input	GND	Ground
\overline{WE}	Write Enable Input	I/O1 to I/O8	Data Inputs/Outputs
Ao to A14	Address Inputs	NC	No Connect

Truth Table

Mode	\overline{CE}	\overline{OE}	\overline{WE}	I/O	Current
Read Cycle	L	L	H	Data Output	I_{CCA}
Write Cycle	L	X	L	Data Input	I_{CCA}
Output Disable	L	H	H	High Impedance	I_{CCA}
Unselected	H	X	X	High Impedance	I_{CCS}

X: Arbitrary H or L

Specifications

Absolute Maximum Ratings at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Max Supply Voltage	$V_{CC \text{ max}}$		+4.6	V
Input Voltage	V_{IN}		-0.3* to $V_{CC} + 0.3$	V
I/O Voltage	$V_{I/O}$		-0.3 to $V_{CC} + 0.3$	V
Operating Temperature Range	T_{opr}		-40 to +85	$^\circ\text{C}$
Storage Temperature Range	T_{stg}		-55 to +125	$^\circ\text{C}$

Note*: The inputs may undershoot to -2.0V(min.)for periods less than 30ns.

LC35W256GM, GT-70U

I/O Capacitances at $T_a = 25^\circ\text{C}$, $f = 1\text{ MHz}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Input/Output Capacitance	$C_{I/O}$	$V_{I/O} = 0\text{ V}$		6	10	pF
Input Capacitance	C_{IN}	$V_{IN} = 0\text{ V}$		6	10	pF

Note*: This parameter is sampled and not 100% tested.

Recommended DC Operating at $T_a = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 2.7\text{ V}$ to 3.6 V

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply Voltage	V_{CC}		2.7	3.0	3.6	V
Input Voltage	V_{IH}		$0.8 \times V_{CC}$		$V_{CC} + 0.3$	V
	V_{IL}		-0.3^*		$0.2 \times V_{CC}$	V

Note*: The inputs may undershoot to $-2.0\text{V}(\text{min.})$ for periods less than 30ns.

DC Characteristics at $T_a = -40^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{CC} = 2.7\text{ V}$ to 3.6 V

Parameter	Symbol	Conditions	Ratings			Unit	
			min	typ	max		
Input Leakage Current	I_{LI}	$V_{IN} = 0$ to V_{CC}	-1.0		+1.0	μA	
I/O Leakage Current	I_{LO}	$\overline{V_{CE}} = V_{IH}$ or $\overline{V_{CE}} = V_{IH}$ or $\overline{V_{WE}} = V_{IL}$, $V_{I/O} = 0$ to V_{CC}	-1.0		+1.0	μA	
Output High Level Voltage	V_{OH1}	$I_{OH1} = -2.0\text{ mA}$	$V_{CC} - 0.4$			V	
	V_{OH2}	$I_{OH2} = -100\ \mu\text{A}$	$V_{CC} - 0.1$			V	
Output Low Level Voltage	V_{OL1}	$I_{OL1} = 2.0\text{ mA}$			0.4	V	
	V_{OL2}	$I_{OL2} = 100\ \mu\text{A}$			0.1	V	
Operating Current	CMOS Input	I_{CCA2}	$\overline{V_{CE}} = V_{IL}$, $I_{I/O} = 0\text{ mA}$, $V_{IN} = V_{IH}$ or V_{IL}		1.2	mA	
		I_{CCA3}	$V_{CE} = V_{IL}$, $I_{I/O} = 0\text{ mA}$, $V_{IN} = V_{IH}$ or V_{IL} , duty = 100%	70 ns cycle	20	25	mA
				100 ns cycle	15	18	mA
Standby Current	$V_{CC} - 0.2\text{ V}/0.2\text{ V}$ Input	I_{CCS1}	$V_{CE} \geq V_{CC} - 0.2\text{ V}$ $V_{IN} = 0$ to V_{CC}	$T_a \leq 25^\circ\text{C}$	0.01	μA	
				$T_a \leq 70^\circ\text{C}$		2.0	μA
				$T_a \leq 85^\circ\text{C}$		5.0	μA
	CMOS Input	I_{CCS2}	$V_{CE} = V_{IH}$, $V_{IN} = 0$ to V_{CC}		0.4	mA	

Note*: Reference value at $V_{CC} = 3.0\text{ V}$, $T_a = +25^\circ\text{C}$

LC35W256GM, GT-70U

AC Characteristics at Ta = -40°C to +85°C, V_{CC} = 2.7V to 3.6V

AC Test Conditions

Input Pulse Level : V_{IL} = 0.2 × V_{CC}, V_{IH} = 0.8 × V_{CC}

Input Rise and Fall Time : 5 ns

Input and Output Timing Reference Levels : 0.5 × V_{CC}

Output Load : 30 pF (Including scope and jig)



READ CYCLE

Parameter	Symbol	LC35W256GM, GT-70U		Unit
		min	max	
Read Cycle Time	tRC	70		ns
Address Access Time	tAA		70	ns
$\overline{\text{CE}}$ Access Time	tCA		70	ns
$\overline{\text{OE}}$ Access Time	tOA		35	ns
Output Hold Time	tOH	10		ns
$\overline{\text{CE}}$ Output Enable Time	tCOE	10		ns
$\overline{\text{OE}}$ Output Enable Time	tOOE	5		ns
$\overline{\text{CE}}$ Output Disable Time	tCOD		30	ns
$\overline{\text{OE}}$ Output Disable Time	tOOD		25	ns


WRITE CYCLE

Parameter	Symbol	LC35W256GM, GT-70U		Unit
		min	max	
Write Cycle Time	tWC	70		ns
Address Setup Time	tAS	0		ns
Write Pulse Width	tWP	50		ns
$\overline{\text{CE}}$ Setup Time	tCW	60		ns
Write Recovery Time	tWR	0		ns
$\overline{\text{CE}}$ Recovery Time	tWR1	0		ns
Data Setup Time	tDS	40		ns
Data Hold Time	tDH	0		ns
$\overline{\text{CE}}$ Data Hold Time	tDH1	0		ns
$\overline{\text{WE}}$ Output Enable Time	tWOE	5		ns
$\overline{\text{WE}}$ Output Disable Time	tWOD		30	ns

Timing Waveform
READ CYCLE Note[1]



WRITE CYCLE2 ($\overline{\text{CE}}$ Write) Note[6]



Notes:

- (1) In read cycle, $\overline{\text{WE}}$ should be high.
- (2) During this period, I/O pins are in the output state, therefore the input signals of opposite phase to the outputs must not be applied.
- (3) The internal write time of the memory is defined by the overlap of $\overline{\text{CE}}$ low and $\overline{\text{WE}}$ low. t_{WP} is measured from the falling edge of $\overline{\text{WE}}$ to the earlier rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$.
- (4) The internal write time of the memory is defined by the overlap of $\overline{\text{CE}}$ low and $\overline{\text{WE}}$ low. t_{CW} is measured from the falling edge of $\overline{\text{CE}}$ to the earlier rising edge of $\overline{\text{CE}}$ or $\overline{\text{WE}}$.
- (5) If one of these conditions [$\overline{\text{OE}}$ is high, $\overline{\text{CE}}$ is high, $\overline{\text{WE}}$ is low] at least is satisfied, DOUT goes to high impedance state.
- (6) In write cycle, $\overline{\text{OE}} = V_{\text{IH}}$ or V_{IL} .
- (7) DOUT is in the same phase of written data of this cycle.
 - Functional operation of the device at any conditions beyond “absolute maximum ratings” is not implied.
 - CMOS-LSI input pins must be high or low to prevent them from floating or the level which neither V_{IH} nor V_{IL} .

Circuit Design Notes

When designing an actual application circuit, consider each of the following aspects and assure that none of the maximum ratings are ever exceeded.

- Supply voltage fluctuations
- Sample-to-sample variations in electrical characteristics of the electrical components used, including semiconductor devices, resistors, and capacitors.
- The ambient temperature
- Fluctuations in the input and clock signals
- Possible application of abnormal pulses


Also, these ICs must be operated within the allowable operating ranges. If any of the input pins on this CMOS IC are left open, intermediate potentials may be generated leading to incorrect operation due to through currents or other phenomenon. Unused input pins must be handled as stipulated.

Data Retention Characteristics at Ta = -40°C to +85°C

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Data Retention Power Supply Voltage	V _{DR}	V _{CE} ≥ V _{CC} - 0.2 V	2.0		3.6	V
Data Retention Current	I _{CCDR}	V _{CC} = 3 V, V _{CE} ≥ V _{CC} - 0.2 V	Ta ≤ 85°C		2.0	μA
			Ta ≤ 70°C		1.5	μA
			Ta ≤ 25°C	0.01		μA
Chip Enable Setup Time	t _{CDR}		0			ns
Chip Enable Hold Time	t _R		t _{RC} *			ns

Note*: Read Cycle Time

Data Retention Waveform [1]



- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of January, 2003. Specifications and information herein are subject to change without notice.