

Description

The AP6507 is a 500kHz switching frequency internal compensated synchronous DCDC buck converter. It has integrated compensation, and low $R_{DS(ON)}$ high and low side MOSFETs.


The AP6507 enables continues load current of up to 3A with efficiency as high as 93%.

The AP6507 features current mode control operation, which enables fast transient response times and easy loop stabilization.

The AP6507 simplifies board layout and reduces space requirements with its high level of integration and minimal need for external components, making it ideal for distributed power architectures.

The AP6507 is available in a standard Green SO-8EP package with exposed PAD for improved thermal performance and is RoHS compliant.

Pin Assignments



Features



- V_{IN} 4.5V to 18V
- V_{OUT} adjustable to 0.8V
- 500kHz switching frequency
- Enable pin
- Protection:
 - OCP
 - Thermal Shutdown
- Lead Free Finish/ RoHS Compliant (Note 1)

Applications

- Gaming Consoles
- TV sets and Monitors
- Set Top Boxes
- Distributed power systems
- Home Audio
- Consumer electronics

Note: 1. EU Directive 2002/95/EC (RoHS). All applicable RoHS exemptions applied. Please visit our website at http://www.diodes.com/products/lead_free.html.


Typical Application Circuit



Pin Descriptions

Pin #	Name	Description
1	IN	Supply Voltage. The AP6507 operates from a 4.5V to 18V input rail. C1 is needed to decouple the input rail. Use wide PCB trace to make the connection.
2, 3	SW	Switch Output. Use wide PCB trace to make the connection.
4	BST	Bootstrap. A capacitor connected between SW and BS pins is required to form a floating supply across the high-side switch driver.
5	EN	EN=1 to enable the chip. For automatic start-up, connect EN pin to VIN by proper EN resistor divider as Figure 1 shows.
6	FB	Feedback. An external resistor divider from the output to GND, tapped to the FB pin, sets the output voltage. To prevent current limit run away during a short circuit fault condition the frequency fold-back comparator lowers the oscillator frequency when the FB voltage is below 500mV.
7	V _{CC}	BIAS Supply. Decouple with 0.1μF – 0.22μF cap. The capacitance should be no more than 0.22μF
8	GND Exposed PAD	System Ground. This pin is the reference ground for the regulated output voltage. For this reason care must be taken in its PCB layout. Suggested to be connected to GND with copper and vias.

Functional Block Diagram



Absolute Maximum Ratings (T_A = 25°C)

Symbol	Parameter	Rating	Unit
V _{IN}	Supply Voltage	19	V
V _{SW}	Switch Node Voltage	-0.3 to 20	V
V _{BS}	Bootstrap Voltage	V _{SW} + 6	V
V _{FB}	Feedback Voltage	-0.3 to +6	V
V _{EN}	Enable/UVLO Voltage	-0.3 to +6	V
V _{COMP}	Comp Voltage	-0.3 to +6	V
T _{ST}	Storage Temperature	-65 to +150	°C
T _J	Junction Temperature	+150	°C
T _L	Lead Temperature	+260	°C
ESD Susceptibility (Note 3)			
HBM	Human Body Model	3	kV
MM	Machine Model	300	V

Thermal Resistance (Note 4)

Symbol	Parameter	Rating	Unit
θ _{JA}	Junction to Ambient	56	°C/W
θ _{JC}	Junction to Case	16	°C/W

Recommended Operating Conditions (Note 5)

Symbol	Parameter	Min	Max	Unit
V _{IN}	Supply Voltage	4.5	18	V
T _A	Operating Ambient Temperature Range	-40	+85	°C







- Notes:
- Stresses greater than the 'Absolute Maximum Ratings' specified above, may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions exceeding those indicated in this specification is not implied. Device reliability may be affected by exposure to absolute maximum rating conditions for extended periods of time.
 - Semiconductor devices are ESD sensitive and may be damaged by exposure to ESD events. Suitable ESD precautions should be taken when handling and transporting these device.
 - Test condition for SO-8EP: Device mounted on 2"×2" FR-4 substrate PC board, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.
 - The device function is not guaranteed outside of the recommended operating conditions.

Electrical Characteristics ($V_{IN} = 12V$, $T_A = +25^\circ C$, unless otherwise noted)






Symbol	Parameter	Test Conditions	Min	Typ.	Max	Unit
I_{IN}	Shutdown Supply Current	$V_{EN} = 0V$			15	μA
I_{IN}	Supply Current (Quiescent)	$V_{EN} = 2.0V$, $V_{FB} = 1.0V$		1.2		mA
$R_{DS(ON)1}$	High-Side Switch On-Resistance (Note 6)			120		m Ω
$R_{DS(ON)2}$	Low-Side Switch On-Resistance (Note 6)			20		m Ω
SW_{LKG}	Switch Leakage Current	$V_{EN} = 0V$, $V_{SW} = 0V$		0	10	μA
I_{Limit}	Current Limit			5.8		A
F_{SW}	Oscillator Frequency	$V_{FB} = 0.75V$	350	500	650	kHz
F_{FB}	Fold-back Frequency	$V_{FB} = 300mV$		0.3		f $_{sw}$
D_{MAX}	Maximum Duty Cycle	$V_{FB} = 700mV$	80	85		%
V_{FB}	Feedback Voltage	$T_A = -40^\circ C$ to $+85^\circ C$	788	808	828	mV
I_{FB}	Feedback Current	$V_{FB} = 800mV$		10	50	nA
V_{EN_Rising}	EN Rising Threshold		1.1	1.3	1.5	V
V_{EN_HYS}	EN Threshold Hysteresis			0.4		V
I_{EN}	EN Input Current	$V_{EN} = 2V$		2		μA
		$V_{EN} = 0V$		0		
EN_{TD-Off}	EN Turn Off Delay (Note 6)			5		μs
$INUV_{Vth}$	V_{IN} Under Voltage Threshold Rising		4.0	4.2	4.4	V
$INUV_{HYS}$	V_{IN} Under Voltage Threshold Hysteresis			200		mV
V_{CC}	VCC Regulator			5		V
	VCC Load Regulation	$I_{CC} = 5mA$		5		%
	Soft-Start Period			2		ms
T_{SD}	Thermal Shutdown			140		$^\circ C$

Note: 6. Guaranteed by design

Typical Performance Graphs ($V_{IN} = 12V$, $V_{OUT} = 1.2V$, $T_A = +25^\circ C$, unless otherwise noted)




Typical Performance Graphs (cont.) ($V_{IN} = 12V$, $V_{OUT} = 1.2V$, $T_A = +25^\circ C$, unless otherwise noted)




Typical Performance Characteristics


$V_{IN} = 12V$, $V_{OUT} = 1.2V$, $L = 3.3\mu H$, $C1 = 22\mu F$, $C2 = 47\mu F$, $T_A = +25^\circ C$, unless otherwise noted




**Time- 2 μ s/div
Steady State Test
 $I_{OUT} = 3A$**




**Time- 200 μ s/div
Load Transient Test
 $I_{OUT} = 1.5A$ to $3A$. Step at $0.8A/\mu s$**




**Time- 500 μ s/div
Start-up Through Enable (No Load)**




**Time- 2ms/div
Start-up through V_{IN} (No load)**




**Time- 50 μ s/div
Shutdown Through Enable (No Load)**



**Time- 50 μ s/div
Shutdown Through Enable ($I_{OUT} = 1A$)**




**Time- 50 μ s/div
Short Circuit Entry**




**Time- 100 μ s/div
Short Circuit Recovery**

Typical Performance Characteristics

$V_{IN} = 12V$, $V_{OUT} = 1.2V$, $L = 3.3\mu H$, $C1 = 22\mu F$, $C2 = 47\mu F$, $T_A = +25^\circ C$, unless otherwise noted



Time- 1µs/div
Input Voltage Ripple



Time- 2µs/div
Output Voltage Ripple

NEW PRODUCT

Application Information

Theory of Operation

The AP6507 is a 3A current mode, synchronous buck regulator with built in power MOSFETs. Current mode control assures excellent line and load regulation and a wide loop bandwidth for fast response to load transients. Figure 4 depicts the functional block diagram of AP6507 is given on page 2.

The operation of one switching cycle can be explained as follows. At the beginning of each cycle, HS (high-side) MOSFET is off. The EA (error amplifier) output voltage is higher than the current sensing amplifier output, and the current comparator's output is low. The rising edge of the 500kHz oscillator clock signal sets the RS Flip-Flop. Its output turns on HS MOSFET. The current sensing amplifier is reset for every switching cycle.

When the HS MOSFET is on, inductor current starts to increase. The current sensing amplifier senses and amplifies the inductor current. Since the current mode control is subject to sub-harmonic oscillations that peak at half the switching frequency, slope compensation is utilized. This will help to stabilize the power supply. This slope compensation is summed to the current sensing amplifier output and compared to the error amplifier output by the PWM comparator. When the sum of the current sensing amplifier output and the slope compensation signal exceeds the EA output voltage, the RS Flip-Flop is reset and HS MOSFET is turned off.

For one whole cycle, if the sum of the current sensing amplifier output and the slope compensation signal does not exceed the EA output, then the falling edge of the oscillator clock resets the flip-flop. The output of the EA increases when feedback voltage (VFB) is lower than the reference voltage of 0.808V. This also increases the inductor current as it is proportional to the EA voltage.

When the HS MOSFET turns off, the synchronous LS MOSFET turns on until the next clock cycle begins. There is a "dead time" between the HS turn off and LS turn on that prevents the switches from "shooting through" from the input supply to ground.

The voltage loop is internally compensated with the 50pF and 200kΩ RC network. The maximum EA voltage output is precisely clamped at 2.1V.

Internal Regulator

Most of the internal circuitry including the low-side driver is powered from the 5V internal regulator. When Vin is less than 5V, this internal regulator cannot maintain the 5V regulation and hence the output voltage would also drop from regulation.

Enable

The enable (EN) input allows the user to control turning on or off the converter. To enable the converter EN must be pulled above the 'EN Rising Threshold' and to disable the converter EN must be pulled below 'EN falling Threshold' (EN rising threshold – En threshold Hysteresis).

Few conditions on EN function:

- 1) EN must be pulled low for at least 5us to disable the regulator.
- 2) The voltage on EN cannot exceed 5V.
- 3) The AP6507 can be enabled by Vin through a voltage divider as shown in the figure 3 below.




Figure 1. EN Divider Network

$$V_{IN-RISE} = V_{EN-RISE} \frac{(R_{TOP} + R_{BOT} \parallel 1M\Omega)}{R_{BOT} \parallel 1M\Omega}$$

Where $V_{EN-RISE} = 1.3V(TYP)$

$$V_{IN-FALL} = V_{EN-FALL} \frac{(R_{TOP} + R_{BOT} \parallel 1M\Omega)}{R_{BOT} \parallel 1M\Omega}$$

Where $V_{EN-FALL} = 0.9V(TYP)$

Internal Soft Start

Soft start is traditionally implemented to prevent an excess inrush current. This in turn prevents the converter output voltage from overshooting when it reaches regulation. The AP6507 has an internal current source with a soft start capacitor to ramp the reference voltage from 0V to 0.808V. The soft start time is internally fixed at 2ms (TYP). The soft start sequence is reset when there is a thermal shutdown, Under Voltage Lockout (UVLO) or when the part is disabled using the EN pin.

Application Information (cont.)

Current Limit Protection

In order to reduce the total power dissipation and to protect the application, AP6507 has cycle-by-cycle current limiting implementation. The voltage drop across the internal high-side MOSFET is sensed and compared with the internally set current limit threshold. This voltage drop is sensed at about 30ns after the HS turns on. This voltage drop is proportional to the peak inductor current. When the peak inductor current exceeds the set current limit threshold, current limit protection is activated. During this time the feedback voltage (VFB) drops down. When the voltage at the FB pin reaches 0.3V, the internal oscillator shifts the frequency from the normal operating frequency of 500kHz to a fold-back frequency of 150kHz. The current limit is reduced to 70% of nominal current limit when the part is operating at 150kHz. This low fold-back frequency prevents current runaway.

Under Voltage Lockout (UVLO)

Under Voltage Lockout is implemented to prevent the IC from operating under insufficient input voltages. The AP6507 has a UVLO comparator that monitors the input voltage and the internal bandgap reference. If the input voltage falls below 4.0V, the AP6507 will latch an under voltage fault. In this event the AP6507 will be disabled and power has to be re-cycled to reset the UVLO fault.

Thermal Shutdown

The AP6507 has on-chip thermal protection that prevents damage to the IC when the die temperature exceeds safe margins. It implements a thermal sensing to monitor the operating junction temperature of the IC. Once the die temperature rises to approximately 140°C, the thermal protection feature gets activated. The internal thermal sense circuitry turns the IC off thus preventing the power switch from damage.

A hysteresis in the thermal sense circuit allows the device to cool down to approximately 120°C before the IC is enabled again through soft start. This thermal hysteresis feature prevents undesirable oscillations of the thermal protection circuit.

Setting the Output Voltage

The output voltage can be adjusted from 0.808V to 15V using an external resistor divider. Table 1 shows a list of resistor selection for common output voltages. Resistor R1 is selected based on a design tradeoff between efficiency and output voltage accuracy. For high values of R1 there is less current consumption in the feedback network. However the trade off is output voltage accuracy

due to the bias current in the error amplifier. R2 can be determined by the following equation:

$$R_1 = R_2 \cdot \left(\frac{V_{OUT}}{0.808} - 1 \right)$$




Figure 2. Feedback Divider Network

When output voltage is low, a T-type network as shown in Figure 2 is recommended.

V _{OUT} (V)	R ₁ (kΩ)	R ₂ (kΩ)	R _t (kΩ)
1.2	4.99	10.2	24.9
1.8	4.99 (1%)	4.02 (1%)	35.7
2.5	40.2 (1%)	19.1 (1%)	24.9
3.3	40.2 (1%)	13 (1%)	24.9
5	40.2 (1%)	7.68 (1%)	35.7

Table 1—Resistor Selection for Common Output Voltages

Inductor

Calculating the inductor value is a critical factor in designing a buck converter. For most designs, the following equation can be used to calculate the inductor value;

$$L = \frac{V_{OUT} \cdot (V_{IN} - V_{OUT})}{V_{IN} \cdot \Delta I_L \cdot f_{SW}}$$

Where ΔI_L is the inductor ripple current.

And f_{SW} is the buck converter switching frequency.

Choose the inductor ripple current to be 30% of the maximum load current. The maximum inductor peak current is calculated from:

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2}$$

Application Information (cont.)

Inductor (cont.)

Peak current determines the required saturation current rating, which influences the size of the inductor. Saturating the inductor decreases the converter efficiency while increasing the temperatures of the inductor and the internal MOSFETs. Hence choosing an inductor with appropriate saturation current rating is important.

A 1µH to 10µH inductor with a DC current rating of at least 25% percent higher than the maximum load current is recommended for most applications. For highest efficiency, the inductor's DC resistance should be less than 200mΩ. Use a larger inductance for improved efficiency under light load conditions.

Input Capacitor

The input capacitor reduces the surge current drawn from the input supply and the switching noise from the device. The input capacitor has to sustain the ripple current produced during the on time on the upper MOSFET. It must hence have a low ESR to minimize the losses.

The RMS current rating of the input capacitor is a critical parameter that must be higher than the RMS input current. As a rule of thumb, select an input capacitor which has an RMS rating that is greater than half of the maximum load current.

Due to large di/dt through the input capacitors, electrolytic or ceramics should be used. If a tantalum must be used, it must be surge protected. Otherwise, capacitor failure could occur. For most applications, a 4.7µF ceramic capacitor is sufficient.

Output Capacitor

The output capacitor keeps the output voltage ripple small, ensures feedback loop stability and reduces the overshoot of the output voltage. The output capacitor is a basic component for the fast response of the power supply. In fact, during load transient, for the first few microseconds it supplies the current to the load. The converter recognizes the load transient and sets the duty cycle to maximum, but the current slope is limited by the inductor value.

Maximum capacitance required can be calculated from the following equation:

$$C_o = \frac{L(I_{out} + \frac{\Delta I_{inductor}}{2})^2}{(\Delta V + V_{out})^2 - V_{out}^2}$$

Where ΔV is the maximum output voltage overshoot.


ESR of the output capacitor dominates the output voltage ripple. The amount of ripple can be calculated from the equation below:

$$V_{out_capacitor} = \Delta I_{inductor} * ESR$$

An output capacitor with ample capacitance and low ESR is the best option. For most applications, a 22µF ceramic capacitor will be sufficient.

PC Board Layout

This is a high switching frequency converter. Hence attention must be paid to the switching currents interference in the layout. Switching current from one power device to another can generate voltage transients across the impedances of the interconnecting bond wires and circuit traces. These interconnecting impedances should be minimized by using wide, short printed circuit traces.



AP6507 is exposed at the bottom of the package and must be soldered directly to a well designed thermal pad on the PCB. This will help to increase the power dissipation.

External Bootstrap Diode

It is recommended that an external bootstrap diode be added when the input voltage is lower than or equal to 5V and the duty cycle is greater than 65%. This external diode can be connected to the input or a 5V rail that is available in the system. This helps improve the efficiency of the converter. The bootstrap diode can be a low cost one such as BAT54 or a schottky that has a low Vf.





Figure 3. External Bootstrap Diode

NEW PRODUCT


Ordering Information




Device	Package Code	Packaging (Note 7)	13" Tape and Reel	
			Quantity	Part Number Suffix
AP6507SP-13	SP	SO-8EP	2500/Tape & Reel	-13

Note: 7. Pad layout as shown on Diodes Inc. suggested pad layout document AP02001, which can be found on our website at <http://www.diodes.com/datasheets/ap02001.pdf>.

Marking Information



Package Outline Dimensions (All Dimensions in mm)



SO-8EP (SOP-8L-EP)			
Dim	Min	Max	Typ
A	1.40	1.50	1.45
A1	0.00	0.13	-
b	0.30	0.50	0.40
C	0.15	0.25	0.20
D	4.85	4.95	4.90
E	3.80	3.90	3.85
E0	3.85	3.95	3.90
E1	5.90	6.10	6.00
e	-	-	1.27
F	2.75	3.35	3.05
H	2.11	2.71	2.41
L	0.62	0.82	0.72
N	-	-	0.35
Q	0.60	0.70	0.65
All Dimensions in mm			

IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or
2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.

B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2011, Diodes Incorporated

www.diodes.com