

# M24C32-W M24C32-R M24C32-F M24C32-X M24C32-DF

32-Kbit serial I<sup>2</sup>C bus EEPROM

TSSOP8 (DW) 169 mil width SO8 (MN) 150 mil width PDIP8 (BN) • • **UFDFPN5 UFDFPN8** (MH) (MC) Unsawn wafer

Datasheet - production data

### **Features**

- Compatible with all I<sup>2</sup>C bus modes:
  - 1 MHz
  - 400 kHz
  - 100 kHz
- Memory array:
  - 32 Kbit (4 Kbytes) of EEPROM
  - Page size: 32 bytes
  - Additional Write lockable page (M24C32-D order codes)
- Single supply voltage:
  - $\,$  1.7 V to 5.5 V over –40  $^{\circ}C$  / +85  $^{\circ}C$
  - $\,$  1.6 V to 5.5 V over –20  $^{\circ}C$  / +85  $^{\circ}C$
- Write:
  - Byte Write within 5 ms (10 ms when  $V_{CC}$  = 1.6 V)
  - Page Write within 5 ms (10 ms when  $V_{CC}$  = 1.6 V)
- Random and sequential Read modes
- Write protect of the whole memory array
- Enhanced ESD/Latch-Up protection
- More than 4 million Write cycles
- More than 200-year data retention

#### Packages

- PDIP8 ECOPACK1<sup>®</sup>
- SO8 ECOPACK2<sup>®</sup>
- TSSOP8 ECOPACK2<sup>®</sup>
- UFDFPN8 ECOPACK2<sup>®</sup>
- UFDFPN5 ECOPACK2<sup>®</sup>

September 2014

1/42

This is information on a product in full production.

# Contents

1	Descr	cription								
2	Signa	l descri	ption							
	2.1	Serial Clock (SCL)								
	2.2	Serial Data (SDA)								
	2.3	Chip Enable (E2, E1, E0) 8								
	2.4		ontrol ( <del>WC</del> )							
	2.5	V <sub>SS</sub> (ground)								
	2.6	00	voltage (V <sub>CC</sub> )							
		2.6.1	Operating supply voltage (V <sub>CC</sub> )							
		2.6.2	Power-up conditions							
		2.6.3	Device reset							
		2.6.4	Power-down conditions9							
3	Memo	ory orga	nization							
4	Devic	e opera	tion							
	4.1	Start co	ndition							
	4.2	Stop co	ndition							
	4.3	Data inp	put 12							
	4.4	Acknow	ledge bit (ACK)							
	4.5	Device a	addressing							
5	Instru	ctions								
	5.1	Write op	perations							
		5.1.1	Byte Write							
		5.1.2	Page Write							
		5.1.3	Write Identification Page (M24C32-D only)							
		5.1.4	Lock Identification Page (M24C32-D only)							
		5.1.5	ECC (Error Correction Code) and Write cycling							
		5.1.6	Minimizing Write delays by polling on ACK							
	5.2	Read op	perations							
		5.2.1	Random Address Read							



	5.2.2	Current Address Read
	5.2.3	Sequential Read
	5.2.4	Read Identification Page (M24C32-D only)20
	5.2.5	Read the lock status (M24C32-D only)21
6	Initial delive	ery state
7	Maximum rat	ing
8	DC and AC p	arameters
9	Package med	chanical data
10	Part numberi	ng
11	Revision hist	ory



# List of tables

Table 1.	Signal names
Table 2.	Device select code
Table 3.	Most significant address byte 14
Table 4.	Least significant address byte14
Table 5.	Absolute maximum ratings
Table 6.	Operating conditions (voltage range W)
Table 7.	Operating conditions (voltage range R) 23
Table 8.	Operating conditions (voltage range F) 23
Table 9.	Operating conditions (voltage range X) 23
Table 10.	Input parameters
Table 11.	AC measurement conditions
Table 12.	Cycling performance
Table 13.	Memory cell data retention
Table 14.	DC characteristics (M24C32-W, device grade 6) 25
Table 15.	DC characteristics (M24C32-R, device grade 6)
Table 16.	DC characteristics (M24C32-F, device grade 6)
Table 17.	DC characteristics (M24C32-X, device grade 5)
Table 18.	400 kHz AC characteristics
Table 19.	1 MHz AC characteristics
Table 20.	UFDFPN5 (MLP5) – package dimensions (UFDFPN: Ultra thin Fine pitch
	Dual Flat Package, No lead).    33
Table 21.	UFDFPN8 (MLP8) – package dimensions (UFDFPN: Ultra thin Fine pitch
	Dual Flat Package, No lead).    34
Table 22.	TSSOP8 – 8-lead thin shrink small outline, package mechanical data
Table 23.	SO8N – 8-lead plastic small outline, 150 mils body width, package data
Table 24.	PDIP8 – 8-pin plastic DIP, 0.25 mm lead frame, package mechanical data
Table 25.	Packaged products ordering information scheme
Table 26.	Ordering information scheme (unsawn wafer) 39
Table 27.	Document revision history



# List of figures

Figure 1.	Logic diagram	
Figure 2.	8-pin package connections, top view	7
Figure 3.	UFDFPN5 package connections	
Figure 4.	Chip enable inputs connection	
Figure 5.	Block diagram	0
Figure 6.	I <sup>2</sup> C bus protocol	
Figure 7.	Write mode sequences with $\overline{\text{WC}}$ = 0 (data write enabled)	5
Figure 8.	Write mode sequences with $\overline{WC}$ = 1 (data write inhibited)	6
Figure 9.	Write cycle polling flowchart using ACK 1	8
Figure 10.	Read mode sequences1	9
Figure 11.	AC measurement I/O waveform	:4
Figure 12.	Maximum R <sub>bus</sub> value versus bus parasitic capacitance (C <sub>bus</sub> ) for	
	an I <sup>2</sup> C bus at maximum frequency f <sub>C</sub> = 400 kHz	\$1
Figure 13.	Maximum R <sub>bus</sub> value versus bus parasitic capacitance C <sub>bus</sub> ) for	
	an I <sup>2</sup> C bus at maximum frequency f <sub>C</sub> = 1MHz	
Figure 14.	AC waveforms	\$2
Figure 15.	UFDFPN5 (MLP5) – package outline (UFDFPN: Ultra thin Fine pitch	
	Dual Flat Package, No lead).    3	33
Figure 16.	UFDFPN8 (MLP8) – package outline (UFDFPN: Ultra thin Fine pitch	
	Dual Flat Package, No lead).    3	
Figure 17.	TSSOP8 – 8-lead thin shrink small outline, package outline	
Figure 18.	SO8N – 8-lead plastic small outline, 150 mils body width, package outline	
Figure 19.	PDIP8 – 8-pin plastic DIP, 0.25 mm lead frame, package outline	57



## 1 Description

The M24C32 is a 32-Kbit I<sup>2</sup>C-compatible EEPROM (Electrically Erasable PROgrammable Memory) organized as 4 K × 8 bits.

The M24C32-W can operate with a supply voltage from 2.5 V to 5.5 V, the M24C32-R can operate with a supply voltage from 1.8 V to 5.5 V, and the M24C32-F and M24C32-DF can operate with a supply voltage from 1.7 V to 5.5 V, over an ambient temperature range of -40 °C / +85 °C; while the M24C32-X can operate with a supply voltage from 1.6 V to 5.5 V over an ambient temperature range of -20 °C / +85 °C.

The M24C32-D offers an additional page, named the Identification Page (32 bytes). The Identification Page can be used to store sensitive application parameters which can be (later) permanently locked in Read-only mode.





Figure 1. Logic diagram

Table	1. Signa	l names
-------	----------	---------


Signal name	Function	Direction
E2, E1, E0	Chip Enable	Input
SDA	Serial Data	I/O
SCL	Serial Clock	Input
WC	Write Control	Input
V <sub>CC</sub>	Supply voltage	-
V <sub>SS</sub>	Ground	-




Figure 2. 8-pin package connections, top view	age connections, to	Figure 2. 8-pin package
---	---------------------	-------------------------



1. See Section 9: Package mechanical data for package dimensions, and how to identify pin 1.





1. Inputs E2, E1, E0 are not connected, therefore read as (000). Please refer to Section 2.3 for further explanations.



## 2 Signal description

## 2.1 Serial Clock (SCL)

The signal applied on the SCL input is used to strobe the data available on SDA(in) and to output the data on SDA(out).


## 2.2 Serial Data (SDA)


SDA is an input/output used to transfer data in or data out of the device. SDA(out) is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull-up resistor must be connected from Serial Data (SDA) to  $V_{CC}$  (*Figure 12* indicates how to calculate the value of the pull-up resistor).

## 2.3 Chip Enable (E2, E1, E0)

(E2,E1,E0) input signals are used to set the value that is to be looked for on the three least significant bits (b3, b2, b1) of the 7-bit device select code (see *Table 2*). These inputs must be tied to  $V_{CC}$  or  $V_{SS}$ , as shown in *Figure 4*. When not connected (left floating), these inputs are read as low (0).

For the UFDFPN5 package, the (E2,E1,E0) inputs are not connected, therefore read as (0,0,0).





## 2.4 Write Control (WC)

This input signal is useful for protecting the entire contents of the memory from inadvertent write operations. Write operations are disabled to the entire memory array when Write Control (WC) is driven high. Write operations are enabled when Write Control (WC) is either driven low or left floating.

When Write Control ( $\overline{WC}$ ) is driven high, device select and address bytes are acknowledged, Data bytes are not acknowledged.



### 2.5 V<sub>SS</sub> (ground)

 $V_{SS}$  is the reference for the  $V_{CC}$  supply voltage.

## 2.6 Supply voltage (V<sub>CC</sub>)

### 2.6.1 Operating supply voltage (V<sub>CC</sub>)

Prior to selecting the memory and issuing instructions to it, a valid and stable  $V_{CC}$  voltage within the specified [ $V_{CC}$ (min),  $V_{CC}$ (max)] range must be applied (see Operating conditions in *Section 8: DC and AC parameters*). In order to secure a stable DC supply voltage, it is recommended to decouple the  $V_{CC}$  line with a suitable capacitor (usually of the order of 10 nF to 100 nF) close to the  $V_{CC}/V_{SS}$  package pins.

This voltage must remain stable and valid until the end of the transmission of the instruction and, for a write instruction, until the completion of the internal write cycle  $(t_W)$ .

#### 2.6.2 **Power-up conditions**

The V<sub>CC</sub> voltage has to rise continuously from 0 V up to the minimum V<sub>CC</sub> operating voltage (see Operating conditions in *Section 8: DC and AC parameters*) and the rise time must not vary faster than 1 V/ $\mu$ s.

#### 2.6.3 Device reset

In order to prevent inadvertent write operations during power-up, a power-on-reset (POR) circuit is included.

At power-up, the device does not respond to any instruction until V<sub>CC</sub> has reached the internal reset threshold voltage. This threshold is lower than the minimum V<sub>CC</sub> operating voltage (see Operating conditions in *Section 8: DC and AC parameters*). When V<sub>CC</sub> passes over the POR threshold, the device is reset and enters the Standby Power mode; however, the device must not be accessed until V<sub>CC</sub> reaches a valid and stable DC voltage within the specified [V<sub>CC</sub>(min), V<sub>CC</sub>(max)] range (see Operating conditions in *Section 8: DC and AC parameters*).

In a similar way, during power-down (continuous decrease in V<sub>CC</sub>), the device must not be accessed when V<sub>CC</sub> drops below V<sub>CC</sub>(min). When V<sub>CC</sub> drops below the internal reset threshold voltage, the device stops responding to any instruction sent to it.

#### 2.6.4 Power-down conditions

During power-down (continuous decrease in  $V_{CC}$ ), the device must be in the Standby Power mode (mode reached after decoding a Stop condition, assuming that there is no internal write cycle in progress).



## 3 Memory organization

The memory is organized as shown below.






Figure 5. Block diagram



## 4 Device operation

The device supports the  $I^2C$  protocol. This is summarized in *Figure 6*. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization. The device is always a slave in all communications.







### 4.1 Start condition

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the high state. A Start condition must precede any data transfer instruction. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition.

### 4.2 Stop condition

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven high. A Stop condition terminates communication between the device and the bus master. A Read instruction that is followed by NoAck can be followed by a Stop condition to force the device into the Standby mode.

A Stop condition at the end of a Write instruction triggers the internal Write cycle.

## 4.3 Data input

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change *only* when Serial Clock (SCL) is driven low.

## 4.4 Acknowledge bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the 9<sup>th</sup> clock pulse period, the receiver pulls Serial Data (SDA) low to acknowledge the receipt of the eight data bits.



### 4.5 Device addressing

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the device select code, shown in *Table 2* (on Serial Data (SDA), most significant bit first).

	Device type identifier <sup>(1)</sup>				Chip Enable address <sup>(2)</sup>			RW	
	b7	b6	b5	b4	b3	b2	b1	b0	
Device select code when addressing the memory array	1	0	1	0	E2	E1	E0	RW	
Device select code when accessing the Identification page	1	0	1	1	E2	E1	E0	RW	

1. The most significant bit, b7, is sent first.

2. E0, E1 and E2 are compared with the value read on input pins E0, E1,and E2.

When the device select code is received, the device only responds if the Chip Enable address is the same as the value on its Chip Enable E2,E1,E0 inputs.

The  $8^{th}$  bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

If a match occurs on the device select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the 9<sup>th</sup> bit time. If the device does not match the device select code, the device deselects itself from the bus, and goes into Standby mode.



## 5 Instructions

### 5.1 Write operations

Following a Start condition the bus master sends a device select code with the R/W bit (RW) reset to 0. The device acknowledges this, as shown in *Figure* 7, and waits for two address bytes. The device responds to each address byte with an acknowledge bit, and then waits for the data byte.

Table 3. Most significant address byte									
A15	A14	A13	A12	A11	A10	A9	A8		

Table 4.	Least significant	address byte
	Ecust Significant	uddi coo byte

A7 A6 A5 A4 A3 A2 A1											
	A3 A2 A1 A0	A4	A5	A6	A7						

When the bus master generates a Stop condition immediately after a data byte Ack bit (in the "10<sup>th</sup> bit" time slot), either at the end of a Byte Write or a Page Write, the internal Write cycle  $t_W$  is triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.

After the Stop condition and the successful completion of an internal Write cycle ( $t_W$ ), the device internal address counter is automatically incremented to point to the next byte after the last modified byte.

During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does not respond to any requests.

If the Write Control input (WC) is driven High, the Write instruction is not executed and the accompanying data bytes are *not* acknowledged, as shown in *Figure 8*.



#### 5.1.1 Byte Write

After the device select code and the address bytes, the bus master sends one data byte. If the addressed location is Write-protected, by Write Control ( $\overline{WC}$ ) being driven high, the device replies with NoAck, and the location is not modified. If, instead, the addressed location is not Write-protected, the device replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in *Figure 7*.




Figure 7. Write mode sequences with  $\overline{WC} = 0$  (data write enabled)



### 5.1.2 Page Write

The Page Write mode allows up to 32 bytes to be written in a single Write cycle, provided that they are all located in the same page in the memory: that is, the most significant memory address bits, b16-b5, are the same. If more bytes are sent than will fit up to the end of the page, a "roll-over" occurs, i.e. the bytes exceeding the page end are written on the same page, from location 0.

The bus master sends from 1 to 32 bytes of data, each of which is acknowledged by the device if Write Control (WC) is low. If Write Control (WC) is high, the contents of the addressed memory location are not modified, and each data byte is followed by a NoAck, as shown in *Figure 8*. After each transferred byte, the internal page address counter is incremented.

The transfer is terminated by the bus master generating a Stop condition.




Figure 8. Write mode sequences with  $\overline{WC}$  = 1 (data write inhibited)

#### 5.1.3 Write Identification Page (M24C32-D only)

The Identification Page (32 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode. It is written by issuing the Write Identification Page instruction. This instruction uses the same protocol and format as Page Write (into memory array), except for the following differences:

- Device type identifier = 1011b
- MSB address bits A15/A5 are don't care except for address bit A10 which must be '0'. LSB address bits A4/A0 define the byte address inside the Identification page.

If the Identification page is locked, the data bytes transferred during the Write Identification Page instruction are not acknowledged (NoAck).

#### 5.1.4 Lock Identification Page (M24C32-D only)

The Lock Identification Page instruction (Lock ID) permanently locks the Identification page in Read-only mode. The Lock ID instruction is similar to Byte Write (into memory array) with the following specific conditions:

- Device type identifier = 1011b
- Address bit A10 must be '1'; all other address bits are don't care
- The data byte must be equal to the binary value xxxx xx1x, where x is don't care

#### 5.1.5 ECC (Error Correction Code) and Write cycling

The ECC is offered only in devices identified with process letter K, all other devices (identified with a different process letter) do not embed the ECC logic.

The Error Correction Code (ECC) is an internal logic function which is transparent for the  $I^2C$  communication protocol.

The ECC logic is implemented on each group of four EEPROM bytes<sup>(1)</sup>. Inside a group, if a single bit out of the four bytes happens to be erroneous during a Read operation, the ECC detects this bit and replaces it with the correct value. The read reliability is therefore much improved.

Even if the ECC function is performed on groups of four bytes, a single byte can be written/cycled independently. In this case, the ECC function also writes/cycles the three other bytes located in the same group<sup>(1)</sup>. As a consequence, the maximum cycling budget is defined at group level and the cycling can be distributed over the 4 bytes of the group: the sum of the cycles seen by byte0, byte1, byte2 and byte3 of the same group must remain below the maximum value defined *Table 12: Cycling performance*.

<sup>1.</sup> A group of four bytes is located at addresses [4\*N, 4\*N+1, 4\*N+2, 4\*N+3], where N is an integer.




#### 5.1.6 Minimizing Write delays by polling on ACK

The maximum Write time  $(t_w)$  is shown in AC characteristics tables in Section 8: DC and AC parameters, but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.

The sequence, as shown in Figure 9, is:

- Initial condition: a Write cycle is in progress.
- Step 1: the bus master issues a Start condition followed by a device select code (the first byte of the new instruction).
- Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and the bus master goes back to Step 1. If the device has terminated the internal Write cycle, it responds with an Ack, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).



#### Figure 9. Write cycle polling flowchart using ACK

 The seven most significant bits of the Device Select code of a Random Read (bottom right box in the figure) must be identical to the seven most significant bits of the Device Select code of the Write (polling instruction in the figure).





#### 5.2 **Read operations**

Read operations are performed independently of the state of the Write Control ( $\overline{WC}$ ) signal.

After the successful completion of a Read operation, the device internal address counter is incremented by one, to point to the next byte address.

For the Read instructions, after each byte read (data out), the device waits for an acknowledgment (data in) during the 9th bit time. If the bus master does not acknowledge during this 9th time, the device terminates the data transfer and switches to its Standby mode.







### 5.2.1 Random Address Read

A dummy Write is first performed to load the address into this address counter (as shown in *Figure 10*) but *without* sending a Stop condition. Then, the bus master sends another Start condition, and repeats the device select code, with the RW bit set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus master must *not* acknowledge the byte, and terminates the transfer with a Stop condition.

### 5.2.2 Current Address Read

For the Current Address Read operation, following a Start condition, the bus master only sends a device select code with the R/W bit set to 1. The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in *Figure 10*, *without* acknowledging the byte.

Note that the address counter value is defined by instructions accessing either the memory or the Identification page. When accessing the Identification page, the address counter value is loaded with the byte location in the Identification page, therefore the next Current Address Read in the memory uses this new address counter value. When accessing the memory, it is safer to always use the Random Address Read instruction (this instruction loads the address counter with the byte location to read in the memory, see Section 5.2.1) instead of the Current Address Read instruction.

### 5.2.3 Sequential Read

This operation can be used after a Current Address Read or a Random Address Read. The bus master *does* acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must *not* acknowledge the last byte, and *must* generate a Stop condition, as shown in *Figure 10*.

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter "rolls-over", and the device continues to output data from memory address 00h.

### 5.2.4 Read Identification Page (M24C32-D only)

The Identification Page (32 bytes) is an additional page which can be written and (later) permanently locked in Read-only mode.

The Identification Page can be read by issuing an Read Identification Page instruction. This instruction uses the same protocol and format as the Random Address Read (from memory array) with device type identifier defined as 1011b. The MSB address bits A15/A5 are don't care, the LSB address bits A4/A0 define the byte address inside the Identification Page. The number of bytes to read in the ID page must not exceed the page boundary (e.g.: when reading the Identification Page from location 10d, the number of bytes should be less than or equal to 22, as the ID page boundary is 32 bytes).



#### 5.2.5 Read the lock status (M24C32-D only)

The locked/unlocked status of the Identification page can be checked by transmitting a specific truncated command [Identification Page Write instruction + one data byte] to the device. The device returns an acknowledge bit if the Identification page is unlocked, otherwise a NoAck bit if the Identification page is locked.

Right after this, it is recommended to transmit to the device a Start condition followed by a Stop condition, so that:

- Start: the truncated command is not executed because the Start condition resets the device internal logic,
- Stop: the device is then set back into Standby mode by the Stop condition.

## 6 Initial delivery state

The device is delivered with all the memory array bits and Identification page bits set to 1 (each byte contains FFh).



## 7 Maximum rating

Stressing the device outside the ratings listed in *Table 5* may cause permanent damage to the device. These are stress ratings only, and operation of the device at these, or any other conditions outside those indicated in the operating sections of this specification, is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter	Min.	Max.	Unit
	Ambient operating temperature	-40	130	°C
T <sub>STG</sub>	Storage temperature	-65	150	°C
т	Lead temperature during soldering	see	note <sup>(1)</sup>	°C
T <sub>LEAD</sub>	PDIP-specific lead temperature during soldering	-	260 <sup>(2)</sup>	°C
I <sub>OL</sub>	DC output current (SDA = 0)	-	5	mA
V <sub>IO</sub>	Input or output range	-0.50	6.5	V
V <sub>CC</sub>	Supply voltage	-0.50	6.5	V
V <sub>ESD</sub>	Electrostatic pulse (Human Body model) <sup>(3)</sup>	-	2000 <sup>(4)</sup>	V

 Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb-free assembly), the ST ECOPACK® 7191395 specification, and the European directive on Restrictions of Hazardous Substances (RoHS directive 2011/65/EU of July 2011).

2.  $T_{\mbox{LEAD}}$  max must not be applied for more than 10 s.

3. Positive and negative pulses applied on different combinations of pin connections, according to AEC-Q100-002 (compliant with JEDEC Std JESD22-A114, C1=100 pF, R1=1500  $\Omega$ ).

4. 4000 V for devices identified with process letter K and P.



## 8 DC and AC parameters

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device.

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	2.5	5.5	V
T <sub>A</sub>	Ambient operating temperature	-40	85	°C
f <sub>C</sub>	Operating clock frequency	-	1 <sup>(1)</sup>	MHz

#### Table 6. Operating conditions (voltage range W)

1. f<sub>Cmax</sub> is 400 kHz devices identified by process letter P.

Table 7. Operating conditions (voltage range R)							
Symbol	DI Parameter Min. Max. U						
V <sub>CC</sub>	Supply voltage	1.8	5.5	V			
T <sub>A</sub>	Ambient operating temperature	-40	85	°C			
f <sub>C</sub>	Operating clock frequency	-	1 <sup>(1)</sup>	MHz			

#### 1. f<sub>Cmax</sub> is 400 kHz devices identified by process letter P.

Symbol	Parameter	Min.		Max.	Unit	
V <sub>CC</sub>	Supply voltage	1.6 <sup>(1)</sup>	1.7	5.5	V	
T <sub>A</sub>	Ambient operating temperature:READ	-40	-40	85	°C	
	Ambient operating temperature: WRITE	0	-40	85	C	
4	Operating clock frequency @1.6 V <sup>(1)</sup>	-	-	400	KHz	
f <sub>C</sub>	Operating clock frequency @1.7 V	-	-	1000	ΝΠΖ	

#### Table 8. Operating conditions (voltage range F)

1. Only for devices identified with process letter T

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Supply voltage	1.6	5.5	V
T <sub>A</sub>	Ambient operating temperature	-20	85	°C
f <sub>C</sub>	Operating clock frequency	-	1	MHz



Symbol	Parameter <sup>(1)</sup>	Test condition	Min.	Max.	Unit		
C <sub>IN</sub>	Input capacitance (SDA)	-	-	8	pF		
C <sub>IN</sub>	Input capacitance (other pins)	-	-	6	pF		
ZL	Input impedance (E2, E1, E0, WC) <sup>(2)</sup>	$V_{IN}$ < 0.3 $V_{CC}$	30	-	kΩ		
Z <sub>H</sub>		$V_{IN}$ > 0.7 $V_{CC}$	500	-	kΩ		

Table 10. Input parameters


1. Characterized only, not tested in production.

2. E2, E1, E0 input impedance when the memory is selected (after a Start condition).

Symbol	Parameter	Min.	Max.	Unit
C <sub>bus</sub>	Load capacitance	100		pF
	SCL input rise/fall time, SDA input fall time - 50		ns	
	Input levels	0.2 V_{CC} to 0.8 V_{CC}		V
	Input and output timing reference levels	0.3 V <sub>CC</sub> to 0.7 V <sub>CC</sub>		V

Table 11. AC measurement conditions

#### Figure 11. AC measurement I/O waveform



#### Table 12. Cycling performance

Symbol	Parameter	Test condition	Max.	Unit
Nevela	Write cycle	$T_A \leq 25 \text{ °C}, V_{CC}(min) < V_{CC} < V_{CC}(max)$	4,000,000 <sup>(2)</sup>	Write cycle <sup>(3)</sup>
Ncycle endurance <sup>(1)</sup>	endurance <sup>(1)</sup>	$T_A = 85 \text{ °C}, V_{CC}(min) < V_{CC} < V_{CC}(max)$	1,200,000	White Cycle V

 The Write cycle endurance is defined by characterization and qualification. For devices embedding the ECC functionality (see *Chapter 5.1.5*), the write cycle endurance is defined for group of four bytes located at addresses [4\*N, 4\*N+1, 4\*N+2, 4\*N+3] where N is an integer.

 Cycling performance for products identified by process letter K or T (previous products were specified with 1 million cycles at 25 °C).

3. A Write cycle is executed when either a Page Write, a Byte write, a Write Identification Page or a Lock Identification Page instruction is decoded. When using the Byte Write, the Page Write or the Write Identification Page, refer also to Section 5.1.5: ECC (Error Correction Code) and Write cycling



Parameter	Test condition	Min.	Unit
Data retention <sup>(1)</sup>	T <sub>A</sub> = 55 °C	200 <sup>(2)</sup>	Year

#### Table 13. Memory cell data retention

1. The data retention behavior is checked in production, while the data retention limit defined in this table is extracted from characterization and qualification results.

2. For products identified by process letter K or T (previous products were specified with a data retention of 40 years at 55  $^{\circ}$ C).

Symbol	Parameter	Test conditions (in addition to those in <i>Table 6</i> )	Min.	Max.	Unit
ILI	Input leakage current (SCL, SDA, E2, E1, E0)	$V_{IN} = V_{SS}$ or $V_{CC}$ , device in Standby mode	-	± 2	μA
I <sub>LO</sub>	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: $\rm V_{SS}$ or $\rm V_{CC}$	-	±2	μA
	Supply current (Read)	2.5 V < V <sub>CC</sub> < 5.5 V, f <sub>c</sub> = 400 kHz (rise/fall time < 50 ns)	-	2	mA
I <sub>CC</sub>	Supply current (Neau)	$2.5 V < V_{CC} < 5.5 V$ , f <sub>c</sub> = 1 MHz <sup>(1)</sup> (rise/fall time < 50 ns)	-	2.5	mA
I <sub>CC0</sub>	Supply current (Write)	During $t_W$ , 2.5 V $\leq$ V <sub>CC</sub> $\leq$ 5.5 V	-	5 <sup>(2)</sup>	mA
lasi	Standby supply	Device not selected <sup>(3)</sup> , $V_{IN} = V_{SS} \text{ or } V_{CC}, V_{CC} = 2.5 \text{ V}$	-	2	μA
I <sub>CC1</sub>	current	Device not selected <sup>(3)</sup> , $V_{IN} = V_{SS} \text{ or } V_{CC}, V_{CC} = 5.5 \text{ V}$	-	3 <sup>(4)</sup>	μA
V <sub>IL</sub>	Input low voltage (SCL, SDA, WC, E2, E1, E0) <sup>(5)</sup>	-	-0.45	0.3 V <sub>CC</sub>	V
V	Input high voltage (SCL, SDA)	-	0.7 V <sub>CC</sub>	6.5	V
V <sub>IH</sub>	Input high voltage (WC, E2, E1, E0) <sup>(6)</sup>	-	0.7 V <sub>CC</sub>	V <sub>CC</sub> +1	V
V <sub>OL</sub>	Output low voltage	$I_{OL}$ = 2.1 mA, V <sub>CC</sub> = 2.5 V or $I_{OL}$ = 3 mA, V <sub>CC</sub> = 5.5 V	_	0.4	V

1. Only for devices identified with process letter K or T.

2. Characterized value, not tested in production.

3. The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle  $t_W$  ( $t_W$  is triggered by the correct decoding of a Write instruction).

4. 5  $\mu A$  for previous devices identified by process letter P.

- 5.  $E_i$  inputs should be tied to  $V_{ss}$  (see Section 2.3).
- 6.  $E_i$  inputs should be tied to  $V_{cc}$  (see Section 2.3).



Table 15. DC characteristics (11/24C32-R, device grade 6)								
Symbol	Parameter	Test conditions <sup>(1)</sup> (in addition to those in <i>Table 7</i> )	Min.	Max.	Unit			
ILI	Input leakage current (E0, E1, E2, SCL, SDA)	V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub> , device in Standby mode	-	± 2	μA			
I <sub>LO</sub>	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: $\rm V_{SS}$ or $\rm V_{CC}$	-	± 2	μA			
laa	Supply current (Read)	V <sub>CC</sub> = 1.8 V, f <sub>c</sub> = 400 kHz	-	0.8	mA			
I <sub>CC</sub>		f <sub>c</sub> = 1 MHz <sup>(2)</sup>	-	2.5	mA			
I <sub>CC0</sub>	Supply current (Write) <sup>(3)</sup>	During t <sub>W</sub> , 1.8 V ≤V <sub>CC</sub> ≤2.5 V	-	3 <sup>(4)</sup>	mA			
I <sub>CC1</sub>	Standby supply current	pply current Device not selected <sup>(5)</sup> , $V_{IN} = V_{SS} \text{ or } V_{CC}, V_{CC} = 1.8 \text{ V}$		1	μA			
V <sub>IL</sub>	Input low vol <u>tag</u> e (SCL, SDA, WC, E2, E1, E0) <sup>(6)</sup>	1.8 V ≤ V <sub>CC</sub> < 2.5 V	-0.45	0.25 V <sub>CC</sub>	V			
Maria	Input high voltage (SCL, SDA)	1.8 V ≤ V <sub>CC</sub> < 2.5 V	0.75 V <sub>CC</sub>	6.5	V			
V <sub>IH</sub>	Input high voltage (WC, E2, E1, E0) <sup>(7)</sup>	1.8 V ≤ V <sub>CC</sub> < 2.5 V	0.75 V <sub>CC</sub>	V <sub>CC</sub> +1	V			
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 1 mA, V <sub>CC</sub> = 1.8 V	-	0.2	V			

Table 15. DC characteristics (M24C32-R, device	e grade 6)
--	------------

1. If the application uses the voltage range R device with  $2.5 \text{ V} < \text{V}_{cc} < 5.5 \text{ V}$  and  $-40 \text{ }^{\circ}\text{C} < \text{T}_{\text{A}} < +85 \text{ }^{\circ}\text{C}$ , please refer to *Table 14* instead of this table.

2. Only for devices operating at  $f_C$  max = 1 MHz (see note (1) in *Table 19*).

3. For devices identified with process letter K or T

4. Characterized value, not tested in production.

5. The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle  $t_W$  ( $t_W$  is triggered by the correct decoding of a Write instruction).

6.  $E_i$  inputs should be tied to  $V_{ss}$  (see Section 2.3).

7.  $E_i$  inputs should be tied to  $V_{cc}$  (see Section 2.3).



Symbol	Parameter	Test conditions <sup>(1)</sup> (in addition to those in <i>Table 8</i> )	Min.	Max.	Unit			
ILI	Input leakage current (E1, E2, SCL, SDA)	$V_{IN} = V_{SS}$ or $V_{CC}$ device in Standby mode	-	± 2	μA			
I <sub>LO</sub>	Output leakage current	SDA in Hi-Z, external voltage applied on SDA: $V_{SS}$ or $V_{CC}$	-	± 2	μA			
I <sub>CC</sub> Supply current (Read)		$V_{CC}$ = 1.6 V or 1.7 V, f <sub>c</sub> = 400 kHz	-	0.8	mA			
		f <sub>c</sub> = 1 MHz <sup>(2)</sup>	-	2.5	mA			
I <sub>CC0</sub>	Supply current (Write)	During t <sub>W</sub> VCC < 2.5 V	-	3 <sup>(3)</sup>	mA			
I <sub>CC1</sub>	Standby supply current	upply current Device not selected <sup>(4)</sup> , $V_{IN} = V_{SS} \text{ or } V_{CC},$ $V_{CC} = 1.6 \text{ V or } 1.7 \text{ V}$		1	μA			
V <sub>IL</sub>	Input low voltage (SCL, SDA, WC, $E_i$ ) <sup>(5)</sup> $V_{CC} < 2.5 V$		-0.45	0.25 V <sub>CC</sub>	V			
V	Input high voltage (SCL, SDA)			6.5	V			
V <sub>IH</sub> Input high voltage (WC, E2, E1, E0) <sup>(6)</sup>		V <sub>CC</sub> < 2.5 V	0.75 V <sub>CC</sub>	V <sub>CC</sub> +1	V			
V <sub>OL</sub>	Output low voltage	$I_{OL}$ = 1 mA, $V_{CC}$ = 1.6 V or 1.7 V	-	0.2	V			

Table 16. DC characteristics	(M24C32-F,	device grade 6)
------------------------------	------------	-----------------

1. If the application uses the voltage range F device with 2.5 V <  $V_{CC}$  < 5.5 V and -40 °C <  $T_A$  < +85 °C, please refer to *Table 14* instead of this table.

2. Only for devices operating at  $f_C$  max = 1 MHz (see note(1) in *Table 19*).

3. Characterized value, not tested in production.

4. The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle  $t_W$  ( $t_W$  is triggered by the correct decoding of a Write instruction).

5.  $E_i$  inputs should be tied to  $V_{SS}$  (see Section 2.3).

6.  $E_i$  inputs should be tied to  $V_{CC}$  (see Section 2.3).



Symbol	Parameter	Test conditions <sup>(1)</sup> (in addition to those in <i>Table 9</i> )	Min.	Max.	Unit
ILI	Input leakage current (E1, E2, SCL, SDA)			± 2	μA
I <sub>LO</sub>	$\begin{array}{c} \mbox{Output leakage current} \\ \mbox{SDA in Hi-Z, external voltage} \\ \mbox{applied on SDA: } V_{SS} \mbox{ or } V_{CC} \\ \end{array}$			± 2	μA
1	Supply current (Read)	$V_{\rm CC} = 1.6 \text{ V}, \text{ f}_{\rm c} = 400 \text{ kHz}$		0.8	mA
I <sub>CC</sub>	Supply current (Read)	f <sub>c</sub> = 1 MHz <sup>(2)</sup>		2.5	
I <sub>CC0</sub>	Supply current (Write)	During $t_W$ , 1.6 V < V <sub>CC</sub> < 2.5 V		3 <sup>(3)</sup>	mA
I <sub>CC1</sub>	Standby supply currentDevice not selected $V_{IN} = V_{SS}$ or $V_{CC}$ , $V_{CC} = 1.6$ V			1	μA
V <sub>IL</sub>	Input low voltage (SCL, SDA, WC, $E_i$ ) <sup>(5)</sup> 1.6 V $\leq$ V <sub>CC</sub> < 2.5 V		-0.45	0.25 V <sub>CC</sub>	V
Mar	Input high voltage (SCL, SDA)	$1.6 \text{ V} \le \text{V}_{\text{CC}} < 2.5 \text{ V}$	0.75 V <sub>CC</sub>	6.5	V
V <sub>IH</sub>	Input high voltage (WC, E2, E1, E0) <sup>(6)</sup>	$1.6 \text{ V} \le \text{V}_{\text{CC}} < 2.5 \text{ V}$	0.75 V <sub>CC</sub>	V <sub>CC</sub> +0.6	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 1 mA, V <sub>CC</sub> = 1.6 V		0.2	V

Table 17. DC characteristics (M24C32-X, device grade 5)

1. If the application uses the device with 2.5 V < V<sub>CC</sub> < 5.5 V and -20 °C < TA < +85 °C, please refer to *Table 14* instead of this table.

2. Only for devices operating at  $f_C$  max = 1 MHz (see note  $^{(1)}$  in Table 19)

3. Characterized value, not tested in production.

4. The device is not selected after power-up, after a Read instruction (after the Stop condition), or after the completion of the internal write cycle  $t_W$  ( $t_W$  is triggered by the correct decoding of a Write instruction).

5.  $E_i$  inputs should be tied to  $V_{SS}$  (see Section 2.3).

6.  $E_i$  inputs should be tied to  $V_{CC}$  (see Section 2.3).



Symbol	Alt.	Parameter	Min.	Max.	Unit
f <sub>C</sub>	f <sub>SCL</sub>	Clock frequency	-	400	kHz
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock pulse width high	600	-	ns
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock pulse width low	1300	-	ns
t <sub>QL1QL2</sub> <sup>(1)</sup>	t <sub>F</sub>	SDA (out) fall time	20 <sup>(2)</sup>	300	ns
t <sub>XH1XH2</sub>	t <sub>R</sub>	Input signal rise time	(3)	(3)	ns
t <sub>XL1XL2</sub>	t <sub>F</sub>	Input signal fall time	(3)	(3)	ns
t <sub>DXCH</sub>	t <sub>SU:DAT</sub>	Data in set up time	100	-	ns
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Data in hold time	0	-	ns
t <sub>CLQX</sub> <sup>(4)</sup>	t <sub>DH</sub>	Data out hold time	100 <sup>(5)</sup>	-	ns
t <sub>CLQV</sub> <sup>(6)</sup>	t <sub>AA</sub>	Clock low to next data valid (access time)	-	900	ns
t <sub>CHDL</sub>	t <sub>SU:STA</sub>	Start condition setup time	600	-	ns
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Start condition hold time	600	-	ns
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Stop condition set up time	600	-	ns
t <sub>DHDL</sub>	t <sub>BUF</sub>	Time between Stop condition and next Start condition	1300	-	ns
t <sub>WLDL</sub> <sup>(7)(1)</sup>	t <sub>SU:WC</sub>	WC set up time (before the Start condition)	0	-	μs
t <sub>DHWH</sub> <sup>(8)(1)</sup>	t <sub>HD:WC</sub>	WC hold time (after the Stop condition)	1	-	μs
t <sub>W</sub>	t <sub>WR</sub>	Internal Write cycle duration	-	5 <sup>(9)</sup>	ms
t <sub>NS</sub> <sup>(1)</sup>		Pulse width ignored (input filter on SCL and SDA) - single glitch	-	80 <sup>(10)</sup>	ns

Table 18. 400 kHz AC characteristics

1. Characterized only, not tested in production.

2. With  $C_L = 10 \text{ pF}$ .

3. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the I<sup>2</sup>C specification that the input signal rise and fall times be more than 20 ns and less than 300 ns when  $f_{\rm C} < 400$  kHz.

- 4. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.
- 5. The previous product identified by process letter P was specified with  $t_{CLQX}$  = 200 ns (min). Both values offer a safe margin compared to the I<sup>2</sup>C specification recommendations.
- $t_{CLQV}$  is the time (from the falling edge of SCL) required by the SDA bus line to reach either  $0.3V_{CC}$  or  $0.7V_{CC}$ , assuming that  $R_{bus} \times C_{bus}$  time constant is within the values specified in *Figure 12*. 6.
- 7. WC=0 set up time condition to enable the execution of a WRITE command.
- 8. WC=0 hold time condition to enable the execution of a WRITE command.
- 9. 10 ms for the M24C32-X, when V\_{CC}< 1.7 V.
- The previous M24C32 device (identified by process letter P) offers t<sub>NS</sub> = 100 ns (max), while the current M24C32 device offers t<sub>NS</sub> = 80 ns (max). Both products offer a safe margin compared to the 50 ns minimum value recommended by the I<sup>2</sup>C specification.



Symbol	Alt.	Parameter <sup>(1)</sup>	Min.	Max.	Unit
f <sub>C</sub>	f <sub>SCL</sub>	Clock frequency	0	1	MHz
t <sub>CHCL</sub>	t <sub>HIGH</sub>	Clock pulse width high	260	-	ns
t <sub>CLCH</sub>	t <sub>LOW</sub>	Clock pulse width low	500	-	ns
t <sub>XH1XH2</sub>	t <sub>R</sub>	Input signal rise time	(2)	(2)	ns
t <sub>XL1XL2</sub>	t <sub>F</sub>	Input signal fall time	(2)	(2)	ns
t <sub>QL1QL2</sub> <sup>(3)</sup>	t <sub>F</sub>	SDA (out) fall time	20 <sup>(4)</sup>	120	ns
t <sub>DXCH</sub>	t <sub>SU:DAT</sub>	Data in setup time	50	-	ns
t <sub>CLDX</sub>	t <sub>HD:DAT</sub>	Data in hold time	0	-	ns
t <sub>CLQX</sub> <sup>(5)</sup>	t <sub>DH</sub>	Data out hold time	100	-	ns
t <sub>CLQV</sub> <sup>(6)</sup>	t <sub>AA</sub>	Clock low to next data valid (access time)	-	450	ns
t <sub>CHDL</sub>	t <sub>SU:STA</sub>	Start condition setup time	250	-	ns
t <sub>DLCL</sub>	t <sub>HD:STA</sub>	Start condition hold time	250	-	ns
t <sub>CHDH</sub>	t <sub>SU:STO</sub>	Stop condition setup time	250	-	ns
t <sub>DHDL</sub>	t <sub>BUF</sub>	Time between Stop condition and next Start condition	500	-	ns
t <sub>WLDL</sub> <sup>(7)(3)</sup>	t <sub>SU:WC</sub>	WC set up time (before the Start condition)	0	-	μs
t <sub>DHWH</sub> <sup>(8)(3)</sup>	t <sub>HD:WC</sub>	WC hold time (after the Stop condition)	1	-	μs
t <sub>W</sub>	t <sub>WR</sub>	Write time	-	5 <sup>(9)</sup>	ms
t <sub>NS</sub> <sup>(3)</sup>		Pulse width ignored (input filter on SCL and SDA)	-	80	ns

Table 19. 1 MHz AC characteristics

1. Only for devices identified by the process letter K or T (devices qualified at 1 MHz).

2. There is no min. or max. values for the input signal rise and fall times. It is however recommended by the I<sup>2</sup>C specification that the input signal rise and fall times be less than 120 ns when  $f_C < 1$  MHz.

3. Characterized only, not tested in production.

4. With  $C_{L} = 10 \text{ pF}$ .

5. To avoid spurious Start and Stop conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.

6.  $t_{CLQV}$  is the time (from the falling edge of SCL) required by the SDA bus line to reach either 0.3 V<sub>CC</sub> or 0.7 V<sub>CC</sub>, assuming that the Rbus × Cbus time constant is within the values specified in *Figure 13*.

7.  $\overline{\text{WC}}$ =0 set up time condition to enable the execution of a WRITE command.

8.  $\overline{\text{WC}}$ =0 hold time condition to enable the execution of a WRITE command.

9. 10 ms for the M24C32-X, when V\_{CC}< 1.7 V.









Figure 12. Maximum  $R_{bus}$  value versus bus parasitic capacitance ( $C_{bus}$ ) for an I<sup>2</sup>C bus at maximum frequency  $f_{C}$  = 400 kHz

Figure 13. Maximum  $R_{bus}$  value versus bus parasitic capacitance  $C_{bus}$ ) for an I<sup>2</sup>C bus at maximum frequency f<sub>C</sub> = 1MHz









Figure 14. AC waveforms




## 9 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

For die information concerning the M24C32 delivered in unsawn wafer, please contact your nearest ST Sales Office.





1. On the bottom side, pin 1 is identified by the specific pad shape and, on the top side, pin 1 is defined from the orientation of the marking: when reading the marking, pin 1 is below the upper left package corner.

# Table 20. UFDFPN5 (MLP5) – package dimensions (UFDFPN: Ultra thin Fine pitch Dual Flat Package, No lead)

Symbol	millimeters			inches <sup>(1)</sup>			
Symbol	Тур	Min	Мах	Тур	Min	Max	
A	0.550	0.500	0.600	0.0217	0.0197	0.0236	
A1	-	0	0.050	-	0	0.0020	
b	0.220	0.180	0.260	0.0087	0.0071	0.0102	
D	1.700	1.600	1.800	0.0669	0.0630	0.0709	
D1	1.500	1.400	1.600	0.0591	0.0551	0.0630	
E	1.400	1.300	1.500	0.0551	0.0512	0.0591	
E1	0.220	0.180	0.260	0.0087	0.0071	0.0102	
е	0.400	-	-	0.0157	-	-	
L	0.550	0.500	0.600	0.0217	0.0197	0.0236	
k	0.400	-	-	0.0157	-	-	

1. Values in inches are converted from mm and rounded to four decimal digits.






Figure 16. UFDFPN8 (MLP8) – package outline (UFDFPN: Ultra thin Fine pitch Dual Flat Package, No lead)

1. Drawing is not to scale.

2. The central pad (the area E2 by D2 in the above illustration) must be either connected to  $V_{SS}$  or left floating (not connected) in the end application.


Table 21. UFDFPN8 (MLP8) – package dimensions (UFDFPN: Ultra thin Fine pitch
Dual Flat Package, No lead)

Symphol	millimeters			inches <sup>(1)</sup>			
Symbol	Тур	Min	Max	Тур	Min	Max	
А	0.550	0.450	0.600	0.0217	0.0177	0.0236	
A1	0.020	0.000	0.050	0.0008	0.0000	0.0020	
b	0.250	0.200	0.300	0.0098	0.0079	0.0118	
D	2.000	1.900	2.100	0.0787	0.0748	0.0827	
D2 (rev MC)	_	1.200	1.600	_	0.0472	0.0630	
E	3.000	2.900	3.100	0.1181	0.1142	0.1220	
E2 (rev MC)	_	1.200	1.600	_	0.0472	0.0630	
е	0.500	_	_	0.0197	-	_	
K (rev MC)	_	0.300	_	_	0.0118	_	
L	_	0.300	0.500	-	0.0118	0.0197	
L1	_	_	0.150	_	-	0.0059	
L3	-	0.300	-	-	0.0118	-	
eee <sup>(2)</sup>	_	0.080	-	-	0.0031	-	

1. Values in inches are converted from mm and rounded to four decimal digits.

2. Applied for exposed die paddle and terminals. Exclude embedding part of exposed die paddle from measuring.





#### Figure 17. TSSOP8 – 8-lead thin shrink small outline, package outline

1. Drawing is not to scale.

		millimeters			inches <sup>(1)</sup>			
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.		
А	-	_	1.200	_	_	0.0472		
A1	-	0.050	0.150	_	0.0020	0.0059		
A2	1.000	0.800	1.050	0.0394	0.0315	0.0413		
b	-	0.190	0.300	-	0.0075	0.0118		
С	-	0.090	0.200	-	0.0035	0.0079		
CP	-	-	0.100	-	-	0.0039		
D	3.000	2.900	3.100	0.1181	0.1142	0.1220		
е	0.650	-	-	0.0256	-	-		
E	6.400	6.200	6.600	0.2520	0.2441	0.2598		
E1	4.400	4.300	4.500	0.1732	0.1693	0.1772		
L	0.600	0.450	0.750	0.0236	0.0177	0.0295		
L1	1.000	-	-	0.0394	-	-		
α	-	0°	8°	-	0°	8°		

1. Values in inches are converted from mm and rounded to four decimal digits.






Figure 18. SO8N – 8-lead plastic small outline, 150 mils body width, package outline

1. Drawing is not to scale.

#### Table 23. SO8N – 8-lead plastic small outline, 150 mils body width, package data

Symbol	millimeters			inches <sup>(1)</sup>			
	Тур	Min	Max	Тур	Min	Max	
А	_	-	1.750	_	-	0.0689	
A1	-	0.100	0.250	-	0.0039	0.0098	
A2	-	1.250	-	-	0.0492	-	
b	-	0.280	0.480	-	0.0110	0.0189	
С	-	0.170	0.230	-	0.0067	0.0091	
ccc	-	-	0.100	-	-	0.0039	
D	4.900	4.800	5.000	0.1929	0.1890	0.1969	
E	6.000	5.800	6.200	0.2362	0.2283	0.2441	
E1	3.900	3.800	4.000	0.1535	0.1496	0.1575	
е	1.270	-	-	0.0500	-	-	
h	-	0.250	0.500	-	0.0098	0.0197	
k	-	0°	8°	-	0°	8°	
L	-	0.400	1.270	-	0.0157	0.0500	
L1	1.040	-	-	0.0409	-	-	

1. Values in inches are converted from mm and rounded to four decimal digits.

DocID4578 Rev 24

51




Figure 19. PDIP8 – 8-pin plastic DIP, 0.25 mm lead frame, package outline

1. Drawing is not to scale.

2. Not recommended for new designs.

#### Table 24. PDIP8 – 8-pin plastic DIP, 0.25 mm lead frame, package mechanical data

Symbol	millimeters			inches <sup>(1)</sup>			
Symbol	Тур.	Min.	Max.	Тур.	Min.	Max.	
А	-	-	5.33	-	-	0.2098	
A1	-	0.38	-	-	0.0150	-	
A2	3.30	2.92	4.95	0.1299	0.1150	0.1949	
b	0.46	0.36	0.56	0.0181	0.0142	0.0220	
b2	1.52	1.14	1.78	0.0598	0.0449	0.0701	
с	0.25	0.20	0.36	0.0098	0.0079	0.0142	
D	9.27	9.02	10.16	0.3650	0.3551	0.4000	
E	7.87	7.62	8.26	0.3098	0.3000	0.3252	
E1	6.35	6.10	7.11	0.2500	0.2402	0.2799	
е	2.54	-	-	0.1000	-	_	
eA	7.62	-	-	0.3000	-	-	
eB	-	-	10.92	-	-	0.4299	
L	3.30	2.92	3.81	0.1299	0.1150 0.1500		

1. Values in inches are converted from mm and rounded to four decimal digits.



## 10 Part numbering

Table 25. Packaged product	s ordering informa	ation so	cheme		
Example:	M24C32-D	W	MN 6	Т	Ρ
Device type					
M24 = $I^2C$ serial access EEPROM					
Device function					
C32 = 32 Kbit (4096 x 8)					
Device family					
Blank = Without Identification page					
D = With additional Identification page					
Operating voltage					
$W = V_{CC} = 2.5 V \text{ to } 5.5 V$					
R = V <sub>CC</sub> = 1.8 V to 5.5 V					
$F = V_{CC} = 1.7 V \text{ to } 5.5 V$					
$X = V_{CC} = 1.6 V \text{ to } 5.5 V$					
Package					
BN = PDIP8 <sup>(1)</sup>					
MN = SO8 (150 mil width) <sup>(2)</sup>					
DW = TSSOP8 (169 mil width) <sup>(2)</sup>					
MC = UFDFPN8 (MLP8) <sup>(2)</sup>					
$MH = UFDFPN5 \ (MLP5)^{(2)}$					
Device grade	40.4.05.00				
6 = Industrial: device tested with standard test fl					
5 = Consumer: device tested with standard test	flow over –20 to 85°C	,			
Option					
T = Tape and reel packing					
blank = tube packing					
Plating technology					
P or G = ECOPACK <sup>®</sup> (RoHS compliant)					]
- (2)					
Process <sup>(3)</sup>					

/P or /K or /T = Manufacturing technology code

- 1. RoHS-compliant (ECOPACK1<sup>®</sup>)
- 2. RoHS-compliant and halogen-free (ECOPACK2®)
- The process letter is used only when ordering WLCSP packages, the process letter is not specified when ordering any other package. These process letters appear on the device package (marking) and on the shipment box. Please contact your nearest ST Sales Office for further information.



Example:	M24C32 -	F T W 20 I
•		
Device type		
M24 = $I^2C$ serial access EEPROM		
Device function		
C32 = 32 Kbit (4096 x 8)		
Operating voltage		
$F = V_{CC} = 1.7 V \text{ to } 5.5 V$		
Process		
T = F8H		
Delivery form		
W = Wafer (bare die)		
Wafer thickness		
20 = Non-backlapped wafer		
Wafer testing		
I = Inkless test		
Device grade		

 Table 26. Ordering information scheme (unsawn wafer)<sup>(1)</sup>

90 = -40°C to 85°C

1. For all information concerning the M24C32 delivered in unsawn wafer, please contact your nearest ST Sales Office.



# 11 Revision history

Date	Revision	Changes
18-Mar-2011	18	Added: - M24C32-DF and all information concerning the Identification Page: sections 4.9, 4.10, 4.17, 4.18 - ECC section 4.11 - AC table with clock frequency of 1 MHz ( <i>Table 18</i> ) - <i>Table 4: Device select code</i> Updated: - <i>Section 1: Description</i> - <i>Section 4.18: Read the lock status (M24C32-D)</i> - <i>Table 6: Absolute maximum ratings</i> - AC/DC tables 13, 17 with values specific to the device identified with process letter K Deleted: - <i>Table 2: Device select code</i> - <i>Table 2: Available M24C32 products (package, voltage range, temperature grade)</i>
14-Sep-2011	19	<ul> <li>Updated:</li> <li><i>Figure 4: I2C Fast mode (fC = 400 kHz): maximum Rbus value versus bus parasitic capacitance (Cbus)</i></li> <li><i>Figure 5: I2C Fast mode Plus (fC = 1 MHz): maximum Rbus value versus bus parasitic capacitance (Cbus)</i></li> <li>Added t<sub>WLDL</sub> and t<sub>DHWH</sub> in:</li> <li><i>Table 17: 400 kHz AC characteristics</i></li> <li><i>Table 18: 1 MHz AC characteristics</i></li> <li><i>Figure 13: AC waveforms</i></li> <li>Minor text changes.</li> </ul>
21-May-2012	20	<ul> <li>Datasheet split into:</li> <li>M24C32-DF, M24C32-W, M24C32-R,M24C32-F (this datasheet) for standard products (range 6),</li> <li>M24C32-125 datasheet for automotive products (range 3).</li> </ul>
25-Jul-2012	21	Added reference M24C32-X. Updated: – AC and DC tables in <i>Section 8: DC and AC parameters</i> . – <i>Figure 56.: M24C16-FCS5TP/S WLCSP 5 bumps package outline</i> .

Table 27. Document revision history



Date	Revision	Changes
19-May-2014	22	Add new package UFDFPN5, description on <i>Figure 15</i> and <i>Table 20</i> . Updated: - <i>Figure 5: Block diagram</i> - $V_{ESD}$ value on <i>Table 5</i> - Icc1 values on <i>Table 14</i> - Icc and Icc0 test conditions on <i>Table 16</i> - $V_{IH}(max)$ values on <i>Table 14</i> , <i>Table 15</i> - Icc, Icc0, Icc1, $V_{IL}$ , $V_{OL}$ and $V_{IH}$ test conditions on <i>Table 16</i> - Note on <i>Table 12</i> , <i>Table 13</i> , <i>Table 14</i> , <i>Table 16</i> , <i>Table 17</i> and <i>Table 19</i> - <i>Table 25</i> - Section numbering for <i>Section 5.2.4</i> and <i>Section 5.2.5</i> .
28-Jul-2014	23	Updated Table 8.
02-Sept-2014	24	Updated - Section 5.1.5. - Note 1 on Table 12 - Section 9, added reference to unsawn wafer availability. - note 3 on Table 25. Added: - Note 1 on Table 8 - Note 2 on Table 13 - Note 2 on Figure 19 - Table 26. Removed notes 1 and 2 on Section 5.1.5

Table 27. Document revision history (continued)



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics – All rights reserved

DocID4578 Rev 24

