

STRH8N10

Datasheet - production data

Rad-Hard 100 V, 6 A N-channel Power MOSFET



Figure 1. Internal schematic diagram



Features

| V _{DSS} | ۱ _D | R _{DS(on)} | Qg |
|------------------|----------------|---------------------|-------|
| 100 V | 6 A | 0.30 Ω | 22 nC |

- Fast switching
- 100% avalanche tested
- Hermetic package
- 70 krad TID
- SEE radiation hardened

Applications

- Satellite
- High reliability

Description

This N-channel Power MOSFET is developed with STMicroelectronics unique STripFET[™] process. It has specifically been designed to sustain high TID and provide immunity to heavy ion effects. This Power MOSFET is fully ESCC qualified.

| Table 1 | Device | summary |
|---------|--------|---------|
|---------|--------|---------|

| Order codes | ESCC part number | Quality level | Package | Lead finish | Mass (g) | Temp. range | EPPL |
|-------------|---------------------|----------------------|---------|----------------|-------------|--------------|--------|
| STRH8N10S1 | - | Engineering model | SMD0.5 | Gold | 1.2 | -55 to 150°C | - |
| STRH8N10SG | 5205/023/01 | ESCC flight | | | | | Target |

Contents

| 1 | Electrical ratings |
|---|--|
| 2 | Electrical characteristics52.1Pre-irradiation5 |
| 3 | Radiation characteristics7 |
| 4 | Electrical characteristics (curves) 10 |
| 5 | Test circuit |
| 6 | Package mechanical data 13 |
| 7 | Order codes |
| | 7.1 Other information |
| 8 | Revision history |



1 Electrical ratings

 $(T_C = 25^{\circ}C \text{ unless otherwise specified})$

| Symbol | Parameter | Value | Unit |
|---------------------------------|--|------------|------|
| $V_{DS}^{(1)}$ | Drain-source voltage ($V_{GS} = 0$) | 100 | V |
| $V_{GS}^{(2)}$ | Gate-source voltage | ±20 | V |
| I _D ⁽³⁾ | Drain current (continuous) at T _C = 25°C | 6 | А |
| I _D ⁽¹⁾ | Drain current (continuous) at T _C = 100°C | 4.1 | А |
| $I_{DM}^{(4)}$ | Drain current (pulsed) | 24 | А |
| P _{TOT} ⁽¹⁾ | Total dissipation at T _C = 25°C | 62.5 | W |
| P _{TOT} | Total dissipation at T _a = 25°C | 2.4 | W |
| dv/dt ⁽⁵⁾ | Peak diode recovery voltage slope | 6.4 | V/ns |
| T _{stg} | Storage temperature | -55 to 150 | °C |
| Тj | Max. operating junction temperature | 150 | °C |

Table 2. Absolute maximum ratings (pre-irradiation)

1. This rating is guaranteed @ $T_J > 25$ °C (see Figure 10: Normalized $V_{DSS(BR)DSS}$ vs temperature).

2. This value is guaranteed over the full range of temperature.

3. Rated according to the $R_{thj-case} + R_{thc-s}$.

4. Pulse width limited by safe operating area.

5. $I_{SD} \leq 6$ A, di/dt ≤ 1060 A/µs, $V_{DD} = 80\%$ $V_{(BR)DSS}$

Table 3. Thermal data

| Symbol | Parameter | Value | Unit |
|-----------------------|----------------------------------|-------|------|
| R _{thj-case} | Thermal resistance junction-case | 2 | °C/W |
| R _{thj-amb} | Thermal resistance junction-amb | 52 | °C/W |



| Symbol | Parameter | Value | Unit |
|-----------------|--|-------|------|
| I _{AR} | Avalanche current, repetitive or not-repetitive (pulse width limited by Tj max) | 4 | А |
| $E_{AS}^{(1)}$ | Single pulse avalanche energy (starting Tj=25°C, Id=Iar, Vdd=50V) | 457 | mJ |
| E _{AS} | Single pulse avalanche energy (starting Tj=110°C, Id=Iar, Vdd=50V) | 134 | mJ |
| E _{AR} | Repetitive avalanche (Vdd = 50 V, I _{AR} = 4 A, f = 100 kHz, T _J = 25 °C, duty cycle = 10%) | 4.3 | mJ |
| E _{AR} | Repetitive avalanche (Vdd = 50 V, I _{AR} = 4 A, f = 100 kHz, T _J = 110 °C, duty cycle = 10%) | 1.4 | mJ |

| Table 4. | Avalanche | characteristics |
|----------|-----------|-----------------|
| | Avaianone | onulaotonistios |

1. Maximum rating value.



2 Electrical characteristics

 $(T_{CASE} = 25^{\circ}C \text{ unless otherwise specified}).$

2.1 Pre-irradiation

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------|--|--|-----------------|------|-------------------|------|
| | Zara gata valtaga drain | 100% BV _{Dss} | | | 1 | mA |
| I _{DSS} | current ($V_{GS} = 0$) | 80% BV _{Dss} 80% BV _{Dss,} T _C = 125 °C | | | 10 100 | μΑ |
| I _{GSS} | Gate body leakage current (V _{DS} = 0) | V _{GS} = 20 V V _{GS} = -20 V V _{GS} = 20 V, T _C = 125 °C V _{GS} = -20 V, T _C = 125 °C | -100 -200 | | 100 200 | nA |
| V _{GS(th)} | Gate threshold voltage | | 2 1.5 2.1 | | 4.5 3.7 5.5 | V |
| R _{DS(on)} | Static drain-source on resistance | $V_{GS} = 12 \text{ V}, I_D = 4 \text{ A}$ $V_{GS} = 12 \text{ V}, I_D = 4 \text{ A},$ $T_C = 125 \text{ °C}$ | | | 0.30 0.72 | w |

Table 5. On/off states

Table 6. Dynamic

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|--|--|---|------------------|------------------|------------------|----------------|
| C_{iss} $C_{oss}^{(1)}$ C_{rss} | Input capacitance Output capacitance Reverse transfer capacitance | V _{DS} = 25 V, f=1 MHz, V _{GS} =0V | 527 76 31 | 659 95 39 | 791 114 47 | pF pF pF |
| C _{oss eq.} ⁽¹⁾ | Equivalent output capacitance ⁽²⁾ | V _{DD} = 80 V, V _{GS} =0V | | 162 | | pF |
| Q _g Q _{gs} Q _{gd} | Total gate charge Gate-to-source charge Gate-to-drain ("Miller") charge | V _{DD} = 50 V, I _D = 4 A, V _{GS} = 12 V | 15 2.5 3.5 | 18.5 3.5 5 | 22 4.5 6 | nC nC nC |
| $R_{G}^{(3)}$ | Gate input resistance | f=1MHz gate DC bias=0 test signal level=20mV open drain | | 1.6 | | W |

1. This value is guaranteed over the full range of temperature.

2. This value is defined as the ratio between the $\mathsf{Q}_{\rm oss}$ and the voltage value applied.

3. Not tested, guaranteed by process.



| Symbol | Parameter | Test conditions | Min. | Тур. | Max | Unit |
|---------------------|---------------------|---|------|------|-----|------|
| t _{d(on)} | Turn-on delay time | | 5 | 7.5 | 10 | ns |
| t _r | Rise time | $V_{DD} = 50 \text{ V}, \text{ I}_{D} = 4 \text{ A},$ | 2 | 5.5 | 9 | ns |
| t _{d(off)} | Turn-off-delay time | $R_{G} = 4.7 \Omega$, $V_{GS} = 12 V$ | 13 | 21.5 | 30 | ns |
| t _f | Fall time | | 2.5 | 5 | 7.5 | ns |

Table 7. Switching times

| Table 8 | . Source | drain | diode ⁽¹⁾ |
|---------|----------|-------|----------------------|
|---------|----------|-------|----------------------|

| Symbol | Parameter | Test conditions | Min. | Тур. | Мах | Unit |
|---------------------------------|-------------------------------|---|------|------|--------------|------|
| I _{SD} | Source-drain current | | | | 6 | А |
| $I_{SDM}^{(2)}$ | Source-drain current (pulsed) | | | | 24 | А |
| V _{SD} ⁽³⁾ | Forward on voltage | $I_{SD} = 8 A, V_{GS} = 0$ $I_{SD} = 8 A, V_{GS} = 0,$ $T_{C} = 125 \text{ °C}$ | | | 1.5 1.275 | V |
| t _{rr} ⁽⁴⁾ | Reverse recovery time | I _{SD} = 8 A, di/dt = 100 | 196 | 245 | 294 | ns |
| Q _{rr} ⁽⁴⁾ | Reverse recovery charge | A/µs | | 1.2 | | μC |
| I _{RRM} ⁽⁴⁾ | Reverse recovery current | V _{DD} = 17 V, Tj = 25 °C | | 10 | | А |
| t _{rr} ⁽⁴⁾ | Reverse recovery time | I _{SD} = 8 A, | 282 | 352 | 422 | ns |
| Q _{rr} ⁽⁴⁾ | Reverse recovery charge | di/dt = 100 A/µs, V _{DD} = | | 1.7 | | μC |
| I _{RRM} ⁽⁴⁾ | Reverse recovery current | 17 V, Tj = 150 °C | | 10.5 | | А |

1. Refer to the *Figure 16: Source drain diode*.

2. Pulse width limited by safe operating area.

3. Pulsed: pulse duration = 300 μ s, duty cycle 1.5%

4. Not tested in production, guaranteed by process.



3 Radiation characteristics

The technology of the STMicroelectronics rad-hard Power MOSFETs is extremely resistant to radiative environments. Every manufacturing lot is tested, using the SMD0.5 package, in total ionizing dose (irradiation done according to the ESCC 22900 specification, window 1) and Single Event Effect according to the MIL-STD-750E TM1080 up to a fluence level of 3e+5 ions/cm². Both pre-irradiation and post-irradiation performances are tested and specified using the same circuitry and test conditions in order to provide a direct comparison.

 $(T_{amb} = 22 \pm 3 \degree C \text{ unless otherwise specified}).$

Total dose radiation (TID) testing

One bias conditions using the SMD0.5 package:

V_{GS} bias: + 15 V applied and V_{DS}= 0 V during irradiation

The following parameters are measured (see Table 9, Table 10 and Table 11):

- before irradiation
- after irradiation
- after 24 hrs @ room temperature
- after 168 hrs @ 100 °C anneal

| Symbol | Parameter | Test conditions | Drift values Δ | Unit |
|---------------------|--|---|-----------------------|------|
| I _{DSS} | Zero gate voltage drain current $(V_{GS} = 0)$ | 80% BV _{Dss} | +1 | μA |
| I _{GSS} | Gate body leakage current (V _{DS} = 0) | V _{GS} = 20 V V _{GS} = -20 V | 1.5 -1.5 | nA |
| BV _{DSS} | Drain-to-source breakdown voltage | V _{GS} = 0, I _D = 1 mA | -25% | V |
| V _{GS(th)} | Gate threshold voltage | $V_{DS} = V_{GS}, I_D = 1 \text{ mA}$ | -60% / + 30% | V |
| R _{DS(on)} | Static drain-source on resistance | V _{GS} = 10 V; I _D = 4 A | ±10% | W |

Table 9. Post-irradiation on/off states @ T_J= 25 °C, (Co60 γ rays 70 K Rad(Si))

| Table 10. Dynamic post-irradiation | @ T _J = 25 °C, (Co60 γ | (rays 70 K Rad(Si)) |
|------------------------------------|-----------------------------------|---------------------|
|------------------------------------|-----------------------------------|---------------------|

| Symbol | Parameter | Test conditions | Drift values Δ | Unit |
|-----------------|--------------------|--|-----------------------|------|
| Qg | Total gate charge | | -5% / + 40% | |
| Q _{gs} | Gate-source charge | $I_G = 0.2 \text{ mA}, V_{GS} = 12 \text{ V}, V_{DS} = 50 \text{ V}, I_{DS} = 4 \text{ A}$ | ±35% | nC |
| Q _{gd} | Gate-drain charge | | -5% / + 130% | |



| Table 11. Source drain diode post-irradiation @ T _J | = 25 °C, (Co60 γ rays 70 K |
|--|----------------------------|
| Rad(Si)) ⁽¹⁾ | |

| Symbol | Parameter | Test conditions | Drift values Δ . | Unit |
|--------------------------------|--------------------|------------------------------------|-------------------------|------|
| V _{SD} ⁽²⁾ | Forward on voltage | $I_{SD} = 8 \text{ A}, V_{GS} = 0$ | ±2% | V |

1. Refer to *Figure 16*.

2. Pulsed: pulse duration = $300 \ \mu$ s, duty cycle 1.5%

Single event effect, SOA

The technology of the STMicroelectronics rad-hard Power MOSFETs is extremely resistant to heavy ion environment for single event effect according to MIL-STD-750E method 1080 (bias circuit in *Figure 3: Single event effect, bias circuit*) SEB and SEGR tests have been performed with a fluence of 3e+5 ions/cm².

The accept/reject criteria are:

- SEB test: drain voltage checked, trigger level is set to $V_{ds} = -5$ V. Stop condition: as soon as a SEB occurs or if the fluence reaches 3e+5 ions/cm².
- SEGR test: the gate current is monitored every 100 ms. A gate stress is performed before and after irradiation. Stop condition: as soon as the gate current reaches 100 nA (during irradiation or during PIGS test) or if the fluence reaches 3e+5 ions/cm².

The results are:

- SEB immune at 60 MeV/mg/cm2
- SEGR immune at 60 MeV/mg/cm2 within the safe operating area (SOA) given in Table 12: Single event effect (SEE), safe operating area (SOA) and Figure 2: Single event effect, SOA)

| lon | Lat (May//mg/am ²) | Energy | Range | | | V _{DS} (V) | | |
|-----|------------------------------------|--------|------------|-----|-------------------------|-------------------------|--------------------------|--------------------------|
| | Let (Mev/(mg/cm ²) (Me | | (MeV) (µm) | | @V _{GS} = -2 V | @V _{GS} = -5 V | @V _{GS} = -10 V | @V _{GS} = -20 V |
| Kr | 32 | 768 | 94 | 100 | 80 | 60 | 30 | 10 |
| Xe | 60 | 1217 | 89 | 40 | 30 | 30 | - | 0 |

Table 12. Single event effect (SEE), safe operating area (SOA)





Figure 2. Single event effect, SOA

Figure 3. Single event effect, bias circuit^(a)



a. Bias condition during radiation refer to Table 12: Single event effect (SEE), safe operating area (SOA).



4 Electrical characteristics (curves)



Figure 6. Output characteristics



Figure 8. Gate charge vs gate-source voltage





ZTH НGO κ $\delta = 0.5$ 0. 10 $Z_{th} = k R_{thJ-}$ 0.05 0.02 $\delta = t_p / \tau$ 10 -2 0.01 SINGLE PULSE 10 10-4 10-3 10-5 10-2 10⁻¹ † p (s)

Figure 5. Thermal impedance

Figure 7. Transfer characteristics



Figure 9. Capacitance variations





Figure 10. Normalized V_{DSS(BR)DSS} vs temperature



Figure 12. Normalized gate threshold voltage vs temperature



Figure 14. Source drain-diode forward characteristics



57

Figure 11. Static drain-source on-resistance







5 Test circuit



1. Max driver V_{GS} slope = 1V/ns (no DUT)

Figure 16. Source drain diode





6 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

| Dim | | mm | | Inch | | |
|------|-------|-------|-------|-------|-------|-------|
| Dim. | Min. | Тур. | Max. | Min. | Тур. | Max. |
| A | 2.84 | 3.00 | 3.15 | 0.112 | 0.118 | 0.124 |
| A1 | 0.25 | 0.38 | 0.51 | 0.010 | 0.015 | 0.020 |
| b | 7.13 | 7.26 | 7.39 | 0.281 | 0.286 | 0.291 |
| b1 | 5.58 | 5.72 | 5.84 | 0.220 | 0.225 | 0.230 |
| b2 | 2.28 | 2.41 | 2.54 | 0.090 | 0.095 | 0.100 |
| b3 | 2.92 | 3.05 | 3.18 | 0.115 | 0.120 | 0.125 |
| D | 10.03 | 10.16 | 10.28 | 0.935 | 0.400 | 0.405 |
| D1 | 0.76 | | | 0.030 | | 0.685 |
| E | 7.39 | 7.52 | 7.64 | 0.291 | 0.296 | 0.301 |
| е | | 1.91 | | | 0.075 | |

Table 13. SMD0.5 mechanical data



Figure 17. SMD0.5 drawing



7 Order codes

| Order codes | ESCC part number | Quality level | EPPL | Package | Lead finish | Marking | Packing |
|-------------|---------------------|----------------------|--------|---------|----------------|------------|---------|
| STRH8N10S1 | - | Engineering model | - | SMD0.5 | Gold | STRH8N10S1 | Strip |
| STRH8N10SG | 5205/023/01 | ESCC flight | Target | | | 520502301F | paok |

For specific marking only the complete structure is:

- ST Logo
- ESA Logo
- Date code (date of sealing of the package) : YYWWA
 - YY: year
 - WW: week number
 - A: week index
- ESCC part number (as mentioned in the table)
- Warning signs (e.g. BeO)
- Country of origin: FR (France)
- Part serial number within in the assembly lot

Contact ST sales office for information about the specific conditions for products in die form and for other packages.

7.1 Other information

Date code

The date code for "ESCC flight" is structured as follows: yywwz

where:

- yy: last two digits of year
- ww: week digits
- z: lot index in the week

Documentation

The table below provide a summary of the documentation provided with each type of products.



| Quality level Radiation level | | Documentation |
|-------------------------------|---------|------------------------------------|
| Engineering model | - | - |
| ESCC flight | 70 krad | Certificate of conformance |
| LOCC light | 70 Klau | Radiation verification test report |

Table 15. Documentation provided for each type of product



8 Revision history

| Date | Revision | Changes |
|-------------|----------|---|
| 20-May-2011 | 1 | First release. |
| 09-Nov-2011 | 2 | Updated dynamic values on <i>Table 6: Dynamic</i> , <i>Table 7: Switching times</i> . |
| 03-Jun-2013 | 3 | Added new package and mechanical data: SMD0.5 Removed TO-39 package. |
| 16-Dec-2013 | 4 | Updated <i>Description</i> Minor text changes |
| 09-Apr-2014 | 5 | Document status promoted from preliminary data to production data Modified: <i>Figure 2</i> . Minor text changes. |
| 26-May-2014 | 6 | Updated Figure 1. |

| Table 16. | Document | revision | history |
|-----------|----------|----------|---------|
| | | | |



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

> ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

