RVND5T016ASP

Double channel high side driver with analog current sense

PowerSO-16

Features

Max transient supply voltage	V_{CC}	58 V
Operating voltage range	V_{CC}	8 to 36 V
Typ ON-state resistance (per ch.)	R_{ON}	16 m Ω
Current limitation (typ)	I_{LIM}	70 A
OFF-state supply current	I_S	2 µA[1]

1. Typical value with all loads connected.

- General
  - Very low standby current
  - 3.0 V CMOS compatible input
  - Optimized electromagnetic emission
  - Very low electromagnetic susceptibility
  - Compliant with European directive 2002/95/EC
  - Fault reset standby pin (FR_Stby)
- Diagnostic functions
  - Proportional load current sense
  - Current sense precision for wide range currents
  - Off state open load detection
  - Output short to V_{CC} detection
  - Overload and short to ground latch-off
  - Thermal shutdown latch-off
  - Very low current sense leakage
- Protections
  - Undervoltage shutdown
  - Overvoltage clamp
  - Load current limitation
  - Self limiting of fast thermal transients
  - Protection against loss of ground and loss of V_{CC}
  - Thermal shutdown

- Reverse battery protected with self switch of the PowerMOS
- Electrostatic discharge protection
- Aerospace and Defense features
  - Dedicated traceability and part marking
  - Production parts approval documents available
  - Adapted Extended life time and obsolescence management
  - Extended Product Change Notification process
  - Designed and manufactured to meet sub ppm quality goals
  - Advanced mold and frame designs for Superior resilience to harsh environment (acceleration, EMI, thermal, humidity)
  - Single Fabrication, Assembly and Test site
  - Dual internal production source capability

Application

- All types of resistive, inductive and capacitive loads in Aerospace and Defense applications.

Description

The RVND5T016ASP is a device made using STMicroelectronics® VIPower® technology, intended for driving resistive or inductive loads with one side connected to ground.

Active V_{CC} pin voltage clamp protects the device against low energy spikes. This device integrates an analog current sense which delivers a current proportional to the load current. Fault conditions such as overload, overtemperature or short to V_{CC} are reported via the current sense pin.

Output current limitation protects the device in overload condition. The device will latch off in case of overload or thermal shutdown.

The device is reset by a low level pass on the fault reset standby pin.

A permanent low level on the inputs and fault reset standby pin disables all outputs and sets the device in standby mode.

Contents

List of tables

List of figures

1   Block diagram and pin description

Figure 1. Block diagram

GAPGCFT00662

Table 1. Pin function

Name	Function
V_{CC}	Battery connection
OUTn	Power output
GND	Ground connection
INn	Voltage controlled input pin with hysteresis, CMOS-compatible; they control output switch state
CSn	Analog current sense pin, they deliver a current proportional to the load current
FR_Stby	In case of latch-off for overtemperature/overcurrent condition, a low pulse on the FR_Stby pin is needed to reset the channel. The device enters in standby mode if all inputs and the FR_Stby pin are low.

Figure 2. Configuration diagram (top view)

IN1		9	8		OUT1
CS1		10	7		OUT1
NC		11	6		OUT1
FR_Stby		12	5		OUT1
GND		13	4		OUT2
NC		14	3		OUT2
CS2		15	2		OUT2
IN2		16	1		OUT2

17

V_{CC}

GAPGPS03307

Table 2. Suggested connections for unused and not connected pins

Connection / pin	Current Sense	N.C.	Output	Input	FR_Stby
Floating	Not allowed	X[1]	X	X	X
To ground	Through 10 kΩ resistor	X	Not allowed	Through 10 kΩ resistor	Through 10 kΩ resistor

1. X: do not care.

2 Electrical specifications

Figure 3. Current and voltage conventions

2.1 Absolute maximum ratings

Stressing the device above the ratings listed in *Table 3* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to the conditions reported in this section for extended periods may affect device reliability.

Table 3. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{CC}	DC supply voltage	58	V
$-V_{CC}$	Reverse DC supply voltage	32	V
I_{OUT}	DC output current	Internally limited	A
$-I_{OUT}$	Reverse DC output current	45	A
I_{IN}	DC input current	-1 to 10	mA
I_{FR_Stby}	Fault reset standby DC input current	-1 to 1.5	mA
V_{CSENSE}	Current sense maximum voltage	V_{CC}-58 to $+V_{CC}$	V
E_{MAX}	Maximum switching energy (L = 11 mH; V_{bat} = 32 V; T_{jstart} = 150°C; I_{OUT} = 5.3 A)	320	mJ
L_{SMAX}	Maximum stray inductance in short circuit condition R_L = 300 mΩ; V_{BAT} = 32 V; T_{jstart} = 150°C; I_{OUT} = I_{limH_max}	40	µH

Table 3. Absolute maximum ratings (continued)

Symbol	Parameter	Value	Unit
V_{ESD}	Electrostatic discharge (Human Body Model: R = 1.5 KΩ; C = 100 pF) – INPUT – CURRENT SENSE – FAULT RESET STANDBY PIN – OUTPUT – V_{CC}	 4000 2000 4000 5000 5000	 V V V V V
V_{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
T_j	Junction operating temperature	-40 to 150	°C
T_{stg}	Storage temperature	-55 to 150	°C

2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case (Max.) (with one channel ON)	1.5	°C/W
$R_{thj-amb}$	Thermal resistance junction-ambient (Max.)	See *Figure 26*	°C/W

2.3 Electrical characteristics

$8\,V < V_{CC} < 36\,V$; $-40°C < T_j < 150°C$, unless otherwise specified.

Table 5. Power section

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{CC}	Operating supply voltage		8	24	36	V
V_{USD}	Undervoltage shutdown			3.5	5	V
$V_{USDhyst}$	Undervoltage shutdown hysteresis			0.5		V
R_{ON}	On state resistance[1]	$I_{OUT} = 5\,A$; $T_j = 25°C$; $8\,V < V_{CC} < 36\,V$		16		mΩ
		$I_{OUT} = 5\,A$; $T_j = 150°C$; $8\,V < V_{CC} < 36\,V$			32	
$R_{ON\,REV}$	Reverse battery ON state resistance	$V_{CC} = -24\,V$; $I_{OUT} = -5\,A$; $T_j = 25°C$			16	mΩ
V_{clamp}	Clamp voltage	$I_S = 20\,mA$	58	64	70	V
I_S	Supply current	Off-state; $V_{CC} = 24\,V$; $T_j = 25°C$; $V_{IN} = V_{OUT} = V_{SENSE} = 0\,V$		2[2]	5	µA
		On-state; $V_{CC} = 24\,V$; $V_{IN} = 5\,V$; $I_{OUT} = 0\,A$		4.5	6.5	mA
$I_{L(off1)}$	Off state output current	$V_{IN} = V_{OUT} = 0\,V$; $V_{CC} = 24\,V$; $T_j = 25°C$	0	0.01	3	µA
		$V_{IN} = V_{OUT} = 0\,V$; $V_{CC} = 24\,V$; $T_j = 125°C$	0		5	

1. For each channel
2. PowerMOS leakage included.

Table 6. Switching ($V_{CC} = 24V$; $T_j = 25°C$)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	$R_L = 4.8\,Ω$	—	50	—	µs
$t_{d(off)}$	Turn-off delay time	$R_L = 4.8\,Ω$	—	45	—	µs
$dV_{OUT}/dt_{(on)}$	Turn-on voltage slope	$R_L = 4.8\,Ω$		0.65		V/µs
$dV_{OUT}/dt_{(off)}$	Turn-off voltage slope	$R_L = 4.8\,Ω$		0.6		V/µs
W_{ON}	Switching energy losses during t_{won}	$R_L = 4.8\,Ω$	—	2.1	—	mJ
W_{OFF}	Switching energy losses during t_{woff}	$R_L = 4.8\,Ω$	—	0.9	—	mJ

Table 7. Logic inputs

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{IL}	Input low level voltage				0.9	V
I_{IL}	Low level input current	V_{IN} = 0.9 V	1			µA
V_{IH}	Input high level voltage		2.1			V
I_{IH}	High level input current	V_{IN} = 2.1 V			10	µA
$V_{I(hyst)}$	Input hysteresis voltage		0.25			V
V_{ICL}	Input clamp voltage	I_{IN} = 1 mA	5.5		7	V
		I_{IN} = -1 mA		-0.7		
$V_{FR\_Stby\_L}$	Fault_reset_standby low level voltage				0.9	V
$I_{FR\_Stby\_L}$	Low level fault_reset_standby current	V_{FR_Stby} = 0.9 V	1			µA
$V_{FR\_Stby\_H}$	Fault_reset_standby high level voltage		2.1			V
$I_{FR\_Stby\_H}$	High level fault_reset_standby current	V_{FR_Stby} = 2.1 V			10	µA
$V_{FR\_Stby\ (hyst)}$	Fault_reset_standby hysteresis voltage		0.25			V
$V_{FR\_Stby\_CL}$	Fault_reset_standby clamp voltage	I_{FR_Stby} = 15 mA (10 ms)	11		15	V
		I_{FR_Stby} = -1 mA		-0.7		
t_{reset}	Overload latch-off reset time	See *Figure 5*	2		24	µs
t_{stby}	Standby delay	See *Figure 4*	120		1200	µs

Figure 4. t_{reset} definition

Figure 5. t$_{stby}$ definition

Table 8. Protections and diagnostics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I$_{limH}$	DC short circuit current	V$_{CC}$ = 24 V	45	70	90	A
		5 V < V$_{CC}$ < 36 V			90	A
I$_{limL}$	Short circuit current during thermal cycling	V$_{CC}$ = 24 V; T$_R$ < T$_j$ < T$_{TSD}$		16		A
T$_{TSD}$	Shutdown temperature		150	175	200	°C
T$_R$	Reset temperature		T$_{RS}$ + 1	T$_{RS}$ + 5		°C
T$_{RS}$	Thermal reset of status		135			°C
T$_{HYST}$	Thermal hysteresis (T$_{TSD}$ - T$_R$)			7		°C
V$_{DEMAG}$	Turn-off output voltage clamp	I$_{OUT}$ = 5 A; V$_{IN}$ = 0 V; L = 6 mH	V$_{CC}$ - 58	V$_{CC}$ - 64	V$_{CC}$ - 70	V
V$_{ON}$	Output voltage drop limitation	I$_{OUT}$ = 500 mA		25		mV

Table 9. Current sense (8 V < V_{CC} < 36 V)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$dK_{led}/K_{led(TOT)}$[1]	Current sense ratio drift	I_{OUT} = 12 mA to 100 mA; I_{cal} = 50 mA; V_{SENSE} = 0.5 V	-50		50	%
K_0	I_{OUT}/I_{SENSE}	I_{OUT} = 100 mA; V_{SENSE} = 0.5 V; T_j = -40°C to 150°C	1185	5770	10760	
dK_0/K_0[1]	Current sense ratio drift	I_{OUT} = 100 mA; V_{SENSE} = 0.5 V; T_j = -40°C to 150 °C	-25		25	%
K_1	I_{OUT}/I_{SENSE}	I_{OUT} = 0.6 A; V_{SENSE} = 1 V; T_j = -40°C...150°C T_j = 25°C...150°C	2225 3000	5350	8580 7500	
dK_1/K_1[1]	Current sense ratio drift	I_{OUT} = 0.6 A; V_{SENSE} = 1 V; T_j = -40°C to 150°C	-20		20	%
K_2	I_{OUT}/I_{SENSE}	I_{OUT} = 1.6 A; V_{SENSE} = 1 V; T_j = -40°C to 150°C T_j = 25°C to 150°C	2935 3250	4650	7305 6200	
dK_2/K_2[1]	Current sense ratio drift	I_{OUT} = 1.6 A; V_{SENSE} = 1 V; T_j = -40°C to 150°C	-22		17	%
K_3	I_{OUT}/I_{SENSE}	I_{OUT} = 2.4 A; V_{SENSE} = 2 V; T_j = -40°C to 150°C T_j = 25°C to 150°C	2800 2955	4200	6680 5560	
dK_3/K_3[1]	Current sense ratio drift	I_{OUT} = 2.4 A; V_{SENSE} = 2 V; T_j = -40°C to 150°C	-16		23	%
K_4	I_{OUT}/I_{SENSE}	I_{OUT} = 3 A; V_{SENSE} = 4 V; T_j = -40°C to 150°C T_j = 25°C to 150°C	2850 3170	4200	6000 5270	
dK_4/K_4[1]	Current sense ratio drift	I_{OUT} = 3 A; V_{SENSE} = 4 V; T_j = -40°C to 150°C	-17		17	%
K_5	I_{OUT}/I_{SENSE}	I_{OUT} = 4.2 A; V_{SENSE} = 4 V; T_j = -40°C to 150°C T_j = 25°C to 150°C	3200 3450	4200	5400 4965	
dK_5/K_5[1]	Current sense ratio drift	I_{OUT} = 4.2 A; V_{SENSE} = 4 V; T_j = -40°C to 150°C	-13		13	%
K_6	I_{OUT}/I_{SENSE}	I_{OUT} = 20 A; V_{SENSE} = 4 V; T_j = -40°C to 150°C	3940	4200	4535	
dK_6/K_6[1]	Current sense ratio drift	I_{OUT} = 20 A; V_{SENSE} = 4 V; T_j = -40°C to 150°C	-4		4	%
$dK/K_{bulb1(TOT)}$[1]	Current sense ratio drift	I_{OUT} = 1.6 A to 4.2 A; I_{OUTCAL} = 3 A; V_{SENSE} = 2 V	-15		50	%
$dK/K_{bulb2(TOT)}$[1]	Current sense ratio drift	I_{OUT} = 0.6 A to 2.4 A; I_{OUTCAL} = 1.2 A; V_{SENSE} = 2 V	-30		25	%
I_{SENSE0}	Analog sense leakage current	I_{OUT} = 0 A; V_{SENSE} = 0 V; V_{IN} = 0 V; T_j = -40°C to 150°C	0		1	μA
		I_{OUT} = 0 A; V_{SENSE} = 0 V; V_{IN} = 5 V; T_j = -40°C to 150°C	0		2	

Table 9. Current sense (8 V < V_{CC} < 36 V) (continued)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{SENSE}	Max analog sense output voltage	I_{OUT} = 20 A; R_{SENSE} = 3.9 KΩ	5			V
V_{SENSEH}	Analog sense output voltage in fault condition[2]	V_{CC} = 24 V; R_{SENSE} = 3.9 KΩ		8		V
I_{SENSEH}	Analog sense output current in fault condition[2]	V_{CC} = 24 V; V_{SENSE} = 5 V		9	12	mA
$t_{DSENSE2H}$	Delay response time from rising edge of INPUT pin	V_{SENSE} < 4 V; 0.5 A < I_{OUT} < 20 A; I_{SENSE} = 90% of $I_{SENSE\ max}$ (see *Figure 7*)		300	600	µs
$\Delta t_{DSENSE2H}$	Delay response time between rising edge of output current and rising edge of current sense	V_{SENSE} < 4V; I_{SENSE} = 90% of $I_{SENSEMAX}$, I_{OUT} = 90% of I_{OUTMAX} I_{OUTMAX} = 5A (see *Figure 10*)			450	µs
$t_{DSENSE2L}$	Delay response time from falling edge of INPUT pin	V_{SENSE} < 4 V; 0.5 A < I_{OUT} < 20 A; I_{SENSE}=10% of $I_{SENSE\ max}$ (see *Figure 7*)		5	20	µs

1. Parameter guaranteed by design; it is not tested.

2. Fault condition includes: power limitation, overtemperature and open load in OFF-state condition.

Table 10. Openload detection (FR_Stby = 5 V)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{OL}	Openload Off State voltage detection threshold	V_{IN} = 0 V; 8 V < V_{CC} < 36 V	2		4	V
t_{DSTKON}	Output short circuit to VCC detection delay at turn off	See *Figure 8*.	180		1800	µs
$I_{L(off2)}$	Off state output current at V_{OUT} = 4 V	V_{IN} = 0 V; V_{SENSE} = 0 V; V_{OUT} rising from 0 V to 4 V	-120		0	µA
t_{d_vol}	Delay response from output rising edge to V_{SENSE} rising edge in openload	V_{OUT} = 4 V; V_{IN} = 0 V; V_{SENSE} = 90% of V_{SENSEH} R_{SENSE} = 3.9 KΩ			20	µs
t_{DFRSTK_ON}	Output short circuit to V_{CC} detection delay at FR_Stby activation	See *Figure 6*; $Input_{1,2}$ = low			50	µs

Figure 6. Output stuck to V_{CC} detection delay time at FR_Stby activation

FR$_{STBY}$

V$_{senseH}$

V$_{CS}$

t_{DFRSTK_ON}

Input1,2=Low

GAPGCFT00038

Figure 7. Current sense delay characteristics

INPUT

LOAD CURRENT

SENSE CURRENT

$t_{DSENSE2H}$

$t_{DSENSE2L}$

GAPGCFT000117

Figure 8. Open-load off-state delay timing

OUTPUT STUCK TO V_{CC}

V_{IN}

$V_{OUT} > V_{OL}$

V_{SENSEH}

V_{CS}

t_{DSTKON}

With FR_Stby = 5 V

GAPGPS03309

Figure 9. Switching characteristics

GAPGCFT000114

Figure 10. Delay response time between rising edge of output current and rising edge of current sense

GAPGCFT000115

Figure 11. Output voltage drop limitation

AG00074V1

Figure 12. Device behavior in overload condition

1: OUTPUT$_n$ and CS$_n$ controlled by INn

2: FAULT_RESET from '0' to '1' → no action on CS$_n$ pin

3: overload latch-off. Inn high → CS$_n$ high

4: FAULT_RESET low AND Temp channeln < overload_reset → overload latch reset after t_reset

4 to 5: FAULT_RESET low AND IN$_n$ high → thermal cycling, CS$_n$ high

5: FAULT_RESET high → latch-off reset disabled

6 to 7: overload event and FAULT_RESET high → latch-off, no thermal cycling

7 to 8: overload diagnostic disabled/enabled by the input

8: overload latch-off reset by FAULT_RESET

(*) OVERLOAD = thermal shutdown OR power limitation

GAPGCFT000116

Table 11. Truth table

Conditions	Fault reset standby	Input	Output	Sense
Standby	L	L	X	0
Normal operation	X	L	L	0
	X	H	H	Nominal
Overload	X	L	L	0
	X	H	H	> Nominal
Overtemperature / short to ground	X	L	L	0
	L	H	Cycling	V$_{SENSEH}$
	H	H	Latched	V$_{SENSEH}$
Undervoltage	X	X	L	0
Short to V$_{BAT}$	L	L	H	0
	H	L	H	V$_{SENSEH}$
	X	H	H	< Nominal
Open load Off-state (with pull-up)	L	L	H	0
	H	L	H	V$_{SENSEH}$
	X	H	H	0
Negative output voltage clamp	X	L	Negative	0

Table 12. Electrical transient requirements (part 1)

ISO 7637-2: 2004(E) Test pulse	Test levels [1]		Number of pulses or test times	Burst cycle/pulse repetition time		Delays and impedance
	III	IV				
1	- 450 V	- 600 V	5000 pulses	0.5 s	5 s	1 ms, 50 Ω
2a	+ 37 V	+ 50 V	5000 pulses	0.2 s	5 s	50 µs, 2 Ω
3a	- 150 V	- 200 V	1h	90 ms	100 ms	0.1 µs, 50 Ω
3b	+ 150 V	+ 200 V	1h	90 ms	100 ms	0.1 µs, 50 Ω
4	- 12 V	- 16 V	1 pulse			100 ms, 0.01 Ω
5b [2]	+ 123 V	+ 174 V	1 pulse			350 ms, 1Ω

1. The above test levels must be considered referred to V_{CC} = 24.5 V except for pulse 5b

2. Valid in case of external load dump clamp: 58 V maximum referred to ground.

**Table 13. Electrical transient requirements (part 2)**

ISO 7637-2: 2004(E) Test pulse	Test level results	
	III	IV
1	C	C [1]
2a	C	C
3a	C	C
3b [2]	E	E
3b [3]	C	C
4	C	C
5b [4]	C	C

1. With R_{load} < 24Ω.

2. Without capacitor betweeen V_{CC} and GND.

3. With 10 nF betweeen V_{CC} and GND.

4. External load dump clamp, 58 V maximum, referred to ground.

Table 14. Electrical transient requirements (part 3)

Class	Contents
C	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device are not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

2.4   Electrical characteristics curves

Figure 13. Off-state output current

Iloff [uA]

Off State
Vcc= 24V
Vin=Vout= 0

Tc [°C]

GAPGCFT00619

Figure 14. High level input current

Iih [uA]

Vin= 2.1V

Tc [°C]

GAPGCFT00620

Figure 15. Input clamp voltage

Vicl [V]

Iin= 1mA

Tc [°C]

GAPGCFT00621

Figure 16. Input low level voltage

Vil [V]

Tc [°C]

GAPGCFT00622

Figure 17. Input high level voltage

Vih [V]

Tc [°C]

GAPGCFT00623

Figure 18. Input hysteresis voltage

Vihyst [V]

Tc [°C]

GAPGCFT00624

Figure 19. On-state resistance vs T$_{case}$

GAPGCFT00625

Figure 20. On-state resistance vs V$_{CC}$

GAPGCFT00626

Figure 21. I$_{LIMH}$ vs T$_{case}$

GAPGCFT00627

Figure 22. Turn-on voltage slope

GAPGCFT00628

Figure 23. Turn-off voltage slope

GAPGCFT00629

2.5 Maximum demagnetization energy (V_{CC} = 24 V)

Figure 24. Maximum turn-off current versus inductance

A: T_{jstart} = 150°C single pulse

B: T_{jstart} = 100°C repetitive pulse

C: T_{jstart} = 125°C repetitive pulse

Note: *Values are generated with R_L = 0 Ω. In case of repetitive pulses, T_{jstart} (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.*

3 Package and PCB thermal data

3.1 PowerSO-16 thermal data

Figure 25. PowerSO-16 PC board

1. Layout condition of R_{th} and Z_{th} measurements (board finish thickness 1.6 mm +/- 10%; board double layer; board dimension 77 mm x 86 mm; board material FR4; Cu thickness 70 μm (front and back side); thermal vias separation 1.2 mm; thermal via diameter 0.3 mm +/- 0.08 mm; *Cu thickness on vias 0.025 mm*).

Figure 26. $R_{thj-amb}$ vs PCB copper area in open box free air condition (one channel ON)

Figure 27. PowerSO-16 thermal impedance junction ambient single pulse (one channel ON)

Figure 28. Thermal fitting model of a double channel HSD in PowerSO-16

1. The fitting model is a semplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Equation 1: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where $\delta = t_P/T$

Table 15. Thermal parameters

Area/island (cm^2)	Footprint	2	8
R1 = R7 (°C/W)	0.1		
R2 = R8 (°C/W)	0.5		
R3 (°C/W)	2		
R4 (°C/W)	7		
R5 (°C/W)	12	12	8
R6 (°C/W)	22	18	12
C1 = C7 (W.s/°C)	0.01		
C2 = C8 (W.s/°C)	0.05		
C3 (W.s/°C)	0.5		
C4 (W.s/°C)	2		
C5 (W.s/°C)	3	4	7
C6 (W.s/°C)	5	6	12

4   Package information

4.1   ECOPACK®

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

4.2   PowerSO-16 mechanical data

Figure 29. PowerSO-16 package dimensions

Table 16. PowerSO-16 mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A1	0	0.05	0.1
A2	3.4	3.5	3.6
A3	1.2	1.3	1.4
A4	0.15	0.2	0.25
a		0.2	
b	0.27	0.35	0.43
c	0.23	0.27	0.32
D	9.4	9.5	9.6
D1	7.4	7.5	7.6
d	0	0.05	0.1
E (1)	13.85	14.1	14.35
E1	9.3	9.4	9.5
E2	7.3	7.4	7.5
E3	5.9	6.1	6.3
e		0.8	
e1		5.6	
F		0.5	
G		1.2	
L	0.8	1	1.1
R1			0.25
R2		0.8	
T	2°	5°	8°
T1	6° (typ.)		
T2	10° (typ.)		
Package weight	(typ.)		

4.3 Packing information

Figure 30. PowerSO-16 tube shipment (no suffix)

Base q.ty	50
Bulk q.ty	1000
A	4.9
B	17.2
C (± 0.1)	0.8
Tube length (± 0.5)	532

All dimensions are in mm.

Figure 31. PowerSO-16 tape and reel shipment (suffix "TR")

REEL DIMENSIONS

Base q.ty	600
Bulk q.ty	600
A (max)	330
B (min)	1.5
C (± 0.2)	13
F	20.2
G (+ 2 / -0)	24.4
N (min)	60
T (max)	30.4

All dimensions are in mm.

TAPE DIMENSIONS

According to Electronic Industries Association
(EIA) Standard 481 rev. A, Feb. 1986

Tape width	W	24
Tape hole spacing	P0 (± 0.1)	4
Component spacing	P	24
Hole diameter	D (+ 0.1/-0)	1.5
Hole diameter	D1 (min)	1.5
Hole position	F (± 0.05)	11.5
Compartment depth	K (max)	6.5
Hole spacing	P1 (± 0.1)	2

All dimensions are in mm.

Figure 32. PowerSO-16 suggested pad layout

GAPGCFT00663

5 Order codes

Table 17. Device summary

Package	Order codes	
	Tube	**Tape and reel**
PowerSO-16	RVND5T016ASP	RVND5T016ASPTR

6 Revision history

Table 18. Document revision history

Date	Revision	Changes
16-Sep-2014	1	Initial release.

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.