

**RADIATION HARDENED
POWER MOSFET
SURFACE MOUNT (Low-Ohmic TO-254AA)**

**IRHMK57160
100V, N-CHANNEL**

R5 TECHNOLOGY™

Product Summary

Part Number	Radiation Level	R _{D5(on)}	I _D
IRHMK57160	100K Rads (Si)	0.013Ω	45A*
IRHMK53160	300K Rads (Si)	0.013Ω	45A*
IRHMK54160	500K Rads (Si)	0.013Ω	45A*
IRHMK58160	1000K Rads (Si)	0.013Ω	45A*



International Rectifier's R5™ technology provides high performance power MOSFETs for space applications. These devices have been characterized for Single Event Effects (SEE) with useful performance up to an LET of 80 (MeV/(mg/cm²)). The combination of low RDS(on) and low gate charge reduces the power losses in switching applications such as DC to DC converters and motor control. These devices retain all of the well established advantages of MOSFETs such as voltage control, fast switching, ease of paralleling and temperature stability of electrical parameters.

Features:

- Low R_{D5(on)}
- Fast Switching
- Single Event Effect (SEE) Hardened
- Low Total Gate Charge
- Simple Drive Requirements
- Ease of Paralleling
- Hermetically Sealed
- Ceramic Eyelets
- Electrically Isolated
- Light Weight

Absolute Maximum Ratings

	Parameter	Units	
ID @ VGS = 12V, TC = 25°C	Continuous Drain Current	A	45*
ID @ VGS = 12V, TC = 100°C	Continuous Drain Current		45*
IDM	Pulsed Drain Current ①		180
PD @ TC = 25°C	Max. Power Dissipation	W	208
	Linear Derating Factor	W/C	1.67
VGS	Gate-to-Source Voltage	V	±20
EAS	Single Pulse Avalanche Energy ②	mJ	493
IAR	Avalanche Current ①	A	45
EAR	Repetitive Avalanche Energy ①	mJ	20.8
dv/dt	Peak Diode Recovery dv/dt ③	V/ns	6.7
T _J	Operating Junction	°C	-55 to 150
T _{TSG}	Storage Temperature Range		
	Pckg. Mounting Surface Temp.		300 (for 5s)
	Weight	g	8.0 (Typical)

* Current is limited by package

For footnotes refer to the last page

www.irf.com

Electrical Characteristics @ $T_j = 25^\circ\text{C}$ (Unless Otherwise Specified)

	Parameter	Min	Typ	Max	Units	Test Conditions
BVDSS	Drain-to-Source Breakdown Voltage	100	—	—	V	$V_{GS} = 0\text{V}, I_D = 1.0\text{mA}$
$\Delta BVDSS/\Delta T_J$	Temperature Coefficient of Breakdown Voltage	—	0.11	—	V/ $^\circ\text{C}$	Reference to 25°C , $I_D = 1.0\text{mA}$
RDS(on)	Static Drain-to-Source On-State Resistance	—	—	0.013	Ω	$V_{GS} = 12\text{V}, I_D = 45\text{A}$ ④
$V_{GS(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{DS} = V_{GS}, I_D = 1.0\text{mA}$
g_{fs}	Forward Transconductance	42	—	—	S (mS)	$V_{DS} = 15\text{V}, I_{DS} = 45\text{A}$ ④
I_{DSS}	Zero Gate Voltage Drain Current	—	—	10	μA	$V_{DS} = 80\text{V}, V_{GS} = 0\text{V}$
		—	—	25		$V_{DS} = 80\text{V}, V_{GS} = 0\text{V}, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA	$V_{GS} = 20\text{V}$
I_{GSS}	Gate-to-Source Leakage Reverse	—	—	-100		$V_{GS} = -20\text{V}$
Q_g	Total Gate Charge	—	—	160	nC	$V_{GS} = 12\text{V}, I_D = 45\text{A}$
Q_{gs}	Gate-to-Source Charge	—	—	55		$V_{DS} = 50\text{V}$
Q_{gd}	Gate-to-Drain ('Miller') Charge	—	—	65	ns	$V_{DD} = 50\text{V}, I_D = 45\text{A}$ $V_{GS} = 12\text{V}, R_G = 2.35\Omega$
$t_{d(on)}$	Turn-On Delay Time	—	—	35		
t_r	Rise Time	—	—	125		
$t_{d(off)}$	Turn-Off Delay Time	—	—	75		
t_f	Fall Time	—	—	50	nH	Measured from Drain lead (6mm / 0.25in. from package) to Source lead (6mm / 0.25in. from package) with Source wires internally bonded from Source Pin to Drain Pad
L_{S+LD}	Total Inductance	—	6.8	—		
C_{iss}	Input Capacitance	—	6270	—	pF	$V_{GS} = 0\text{V}, V_{DS} = 25\text{V}$ $f = 100\text{KHz}$
C_{oss}	Output Capacitance	—	1620	—		
C_{rss}	Reverse Transfer Capacitance	—	35	—	Ω	$f = 1.0\text{MHz}$, open drain
R_g	Internal Gate Resistance	—	1.0	—		

Source-Drain Diode Ratings and Characteristics

	Parameter	Min	Typ	Max	Units	Test Conditions
I_S	Continuous Source Current (Body Diode)	—	—	45*	A	$T_j = 25^\circ\text{C}, I_S = 45\text{A}, V_{GS} = 0\text{V}$ ④
I_{SM}	Pulse Source Current (Body Diode) ①	—	—	180		
V_{SD}	Diode Forward Voltage	—	—	1.2	V	$T_j = 25^\circ\text{C}, I_F = 45\text{A}, dI/dt \leq 100\text{A}/\mu\text{s}$
t_{rr}	Reverse Recovery Time	—	—	270	ns	$V_{DD} \leq 50\text{V}$ ④
Q_{RR}	Reverse Recovery Charge	—	—	2.7	μC	
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L_{S+LD} .				

* Current is limited by package

Thermal Resistance

	Parameter	Min	Typ	Max	Units	Test Conditions
R_{thJC}	Junction-to-Case	—	—	0.60	$^\circ\text{C/W}$	Typical socket mount
R_{thCS}	Case-to-Sink	—	0.21	—		
R_{thJA}	Junction-to-Ambient	—	—	48		

Note: Corresponding Spice and Saber models are available on International Rectifier Web site.

For footnotes refer to the last page

Radiation Characteristics

IRHMK57160

International Rectifier Radiation Hardened MOSFETs are tested to verify their radiation hardness capability. The hardness assurance program at International Rectifier is comprised of two radiation environments. Every manufacturing lot is tested for total ionizing dose (per notes 5 and 6) using the TO-3 package. Both pre- and post-irradiation performance are tested and specified using the same drive circuitry and test conditions in order to provide a direct comparison.

Table 1. Electrical Characteristics @ $T_j = 25^\circ\text{C}$, Post Total Dose Irradiation ⁽⁵⁾⁽⁶⁾

	Parameter	Up to 500K Rads(Si) ¹		1000K Rads (Si) ²		Units	Test Conditions
		Min	Max	Min	Max		
BV_{DSS}	Drain-to-Source Breakdown Voltage	100	—	100	—	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 1.0\text{mA}$
$\text{V}_{\text{GS(th)}}$	Gate Threshold Voltage	2.0	4.0	1.5	4.0		$\text{V}_{\text{GS}} = \text{V}_{\text{DS}}, \text{I}_D = 1.0\text{mA}$
I_{GSS}	Gate-to-Source Leakage Forward	—	100	—	100	nA	$\text{V}_{\text{GS}} = 20\text{V}$
I_{GSS}	Gate-to-Source Leakage Reverse	—	-100	—	-100		$\text{V}_{\text{GS}} = -20\text{ V}$
I_{DSS}	Zero Gate Voltage Drain Current	—	10	—	25	μA	$\text{V}_{\text{DS}} = 80\text{V}, \text{V}_{\text{GS}} = 0\text{V}$
$\text{R}_{\text{DS(on)}}$	Static Drain-to-Source ^④ On-State Resistance (TO-3)	—	0.013	—	0.014	Ω	$\text{V}_{\text{GS}} = 12\text{V}, \text{I}_D = 45\text{A}$
$\text{R}_{\text{DS(on)}}$	Static Drain-to-Source On-State ^④ Resistance (Low-Ohmic TO-254)	—	0.013	—	0.014	Ω	$\text{V}_{\text{GS}} = 12\text{V}, \text{I}_D = 45\text{A}$
V_{SD}	Diode Forward Voltage ^④	—	1.2	—	1.2	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_S = 45\text{A}$

1. Part numbers IRHMK57160, IRHMK53160 and IRHMK54160

2. Part number IRHMK58160

International Rectifier radiation hardened MOSFETs have been characterized in heavy ion environment for Single Event Effects (SEE). Single Event Effects characterization is illustrated in Fig. a and Table 2.

Table 2. Single Event Effect Safe Operating Area

Ion	LET (MeV/(mg/cm ²))	Energy (MeV)	Range (μm)	V _{DS} (V)				
				@ $\text{V}_{\text{GS}}=0\text{V}$	@ $\text{V}_{\text{GS}}=-5\text{V}$	@ $\text{V}_{\text{GS}}=-10\text{V}$	@ $\text{V}_{\text{GS}}=-15\text{V}$	@ $\text{V}_{\text{GS}}=-20\text{V}$
Br	36.7	309	39.5	100	100	100	100	100
I	59.8	341	32.5	100	100	100	35	25
Au	82.3	350	28.4	100	100	80	25	—




Fig a. Single Event Effect, Safe Operating Area

For footnotes refer to the last page

IRHMK57160




Fig 1. Typical Output Characteristics

Pre-Irradiation




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance
Vs. Temperature

Pre-Irradiation

IRHMK57160




Fig 5. Typical Capacitance Vs.
Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs.
Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode
Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs.
Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case

Pre-Irradiation

IRHMK57160




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13a. Basic Gate Charge Waveform




Fig 13b. Gate Charge Test Circuit


IRHMK57160

Pre-Irradiation

Footnotes:

- ① Repetitive Rating; Pulse width limited by maximum junction temperature.
- ② $V_{DD} = 25V$, starting $T_J = 25^\circ C$, $L = 0.49 \text{ mH}$
Peak $I_L = 45A$, $V_{GS} = 12V$
- ③ $I_{SD} \leq 45A$, $dI/dt \leq 630A/\mu\text{s}$,
 $V_{DD} \leq 100V$, $T_J \leq 150^\circ C$
- ④ Pulse width $\leq 300 \mu\text{s}$; Duty Cycle $\leq 2\%$
- ⑤ **Total Dose Irradiation with V_{GS} Bias.**
12 volt V_{GS} applied and $V_{DS} = 0$ during irradiation per MIL-STD-750, method 1019, condition A.
- ⑥ **Total Dose Irradiation with V_{DS} Bias.**
80 volt V_{DS} applied and $V_{GS} = 0$ during irradiation per MIL-STD-750, method 1019, condition A.

Case Outline and Dimensions — Low-Ohmic TO-254AA Tabless



NOTES:

1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
3. CONTROLLING DIMENSION: INCH.
4. THIS OUTLINE IS A MODIFIED TO-254AA JEDEC OUTLINE.

PIN ASSIGNMENTS

- 1 = DRAIN
2 = SOURCE
3 = GATE

CAUTION

BERYLLIA WARNING PER MIL-PRF-19500

Packages containing beryllia shall not be ground, sandblasted, machined, or have other operations performed on them which will produce beryllia or beryllium dust. Furthermore, beryllium oxide packages shall not be placed in acids that will produce fumes containing beryllium.

International
IR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105

IR LEOMINSTER : 205 Crawford St., Leominster, Massachusetts 01453, USA Tel: (978) 534-5776

TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.
Data and specifications subject to change without notice. 08/2009