

AUR9705

General Description

The AUR9705 is a high efficiency step-down DC-DC voltage converter. The chip operation is optimized using constant frequency, peak-current mode architecture with built-in synchronous power MOSFET switchers and internal compensators to reduce external part counts. It is automatically switching between the normal PWM mode and LDO mode to offer improved system power efficiency covering a wide range of loading conditions.

The oscillator and timing capacitors are all built-in providing an internal switching frequency of 1.5MHz that allows the use of small surface mount inductors and capacitors for portable product implementations. Additional features included Soft Start (SS), Under Voltage Lock Out (UVLO) and Thermal Shutdown Detection (TSD) to provide reliable product applications.

The device is available in adjustable output voltage versions ranging from 1V to 3.3V, and is able to deliver up to 1A.

The AUR9705 is available in WDFN-2×2-6 and TSOT-23-5 packages.

Features

- High Efficiency Buck Power Converter
- Low Quiescent Current
- Output Current: 1A
- Adjustable Output Voltage from 1V to 3.3V
- Wide Operating Voltage Range: 2.5V to 5.5V
- Built-in Power Switches for Synchronous Rectification with High Efficiency
- Feedback Voltage: 600mV
- 1.5MHz Constant Frequency Operation
- Automatic PWM/LDO Mode Switching Control
- Thermal Shutdown Protection
- Low Drop-out Operation at 100% Duty Cycle
- No Schottky Diode Required

Applications

- Mobile Phone, Digital Camera and MP3 Player
- Headset, Radio and Other Hand-held Instrument
- Post DC-DC Voltage Regulation
- PDA and Notebook Computer




Figure 1. Package Types of AUR9705



AUR9705

Pin Configuration




Figure 2. Pin Configuration of AUR9705 (Top View)


Pin Description


Pin Nu	mber	Din Nama	Function
WDFN-2×2-6	TSOT-23-5	Pin Name	Function
1		NC	No internal connection (Floating or connected to GND)
2	3	EN	Enable signal input, active high
3	1	VIN	Power supply input
4	5	LX	Connect to inductor
5	2	GND	This pin is the GND reference for the NMOS power stage. It must be connected to the system ground
6	4	FB	Feedback voltage from the output of the power supply




AUR9705

Functional Block Diagram





Ordering Information



Package	Temperature Range	Part Number	Marking ID	Packing Type
WDFN-2×2-6	-40 to 80°C	AUR9705AGD	705	Tape & Reel
TSOT-23-5	-40 to 80 C	AUR9705AGH	9705AG	Tape & Reel

BCD Semiconductor's Pb-free products, as designated with "G" in the part number, are RoHS compliant and green.

Sep. 2013 Rev. 1. 2



AUR9705

Absolute Maximum Ratings (Note 1)

Parameter	Symbol	Value	Unit
Supply Input Voltage	V_{IN}	0 to 6.0	V
Enable Input Voltage	V_{EN}	-0.3 to V _{IN} +0.3	V
Switch Output Voltage (Note 2)	V_{LX}	-0.3 to V _{IN} +0.3	V
Power Dissipation (On PCB, T _A =25°C)	P _D	1.89	W
Thermal Resistance (Junction to Ambient, Simulation)	θ_{JA}	53	°C/W
Thermal Resistance (Junction to Case, Simulation)	θ_{JC}	0.85	°C/W
Operating Junction Temperature	T_J	160	°C
Operating Temperature	T _{OP}	-40 to 85	°C
Storage Temperature	T _{STG}	-55 to 150	°C
ESD (Human Body Model)	V_{HBM}	2000	V
ESD (Machine Model)	V_{MM}	200	V

Note 1: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.

Note 2: If the switching spike duration is less than 100ns, the absolute maximum range of V_{LX} should be -4.5V to 7.5V.

Recommended Operating Conditions

Parameter	Symbol	Min	Max	Unit
Supply Input Voltage	V _{IN}	2.5	5.5	V
Junction Temperature Range	TJ	-20	125	°C
Ambient Temperature Range	T _A	-40	80	°C



AUR9705

Electrical Characteristics

 $V_{IN}=V_{EN}=5V$, $V_{FB}=0.6V$, $L=2.2\mu$ H, $C_{IN}=4.7\mu$ F, $C_{OUT}=10\mu$ F, $T_A=25^{\circ}$ C, unless otherwise specified.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input Voltage Range	V _{IN}		2.5		5.5	V
Shutdown Current	I _{OFF}	V _{EN} =0V		0.1	1	μΑ
Regulated Feedback Voltage	V_{FB}	For Adjustable Output Voltage	0.585	0.6	0.615	V
Regulated Output Voltage Accuracy	$\Delta V_{OUT}/V_{OUT}$	V_{IN} =2.5V to 5.5V, I_{OUT} =0 to 1A	-3		3	%
Peak Inductor Current	I _{PK}	V _{FB} =0.5V		1.5		Α
Oscillator Frequency	$\mathbf{f}_{\mathrm{OSC}}$		1.2	1.5	1.8	MHz
PMOSFET R _{ON}	R _{ON(P)}	$I_{OUT} = 200 \text{mA}$		0.25		Ω
NMOSFET R _{ON}	R _{ON(N)}	I _{OUT} =200mA		0.27		Ω
Quiescent Current	I _Q	$I_{OUT}=0A, V_{FB}=0.7V$		100		μΑ
LX Leakage Current	I_{LX}	$V_{EN}=0V$, $V_{LX}=0V$ or $5V$		0.01	0.1	μΑ
Feedback Current	I_{FB}				30	nA
EN Leakage Current	I _{EN}			0.01	0.1	μA
EN High-level Input Voltage	V_{EN_H}	V _{IN} =2.5V to 5.5V	1.5			V
EN Low-level Input Voltage	V_{EN_L}	V _{IN} =2.5V to 5.5V			0.6	V
Under Voltage Lock Out	V _{UVLO}	Rising		1.8		V
Hysteresis				0.1		V
Thermal Shutdown	T _{SD}			160		°C



AUR9705

Typical Performance Characteristics




Figure 4. Efficiency vs. Output Current (V_{OUT}=1.2V)




Figure 5. Efficiency vs. Output Current (V_{OUT}=2.5V)




Figure 6. Efficiency vs. Output Current (V_{OUT}=3.3V)






Figure 7. Frequency vs. Input Voltage





AUR9705

Typical Performance Characteristics (Continued)












Figure 10. Power Off through VIN (V_{IN}=V_{EN}=5.0 to 0V, V_{OUT}=3.3V, I_{OUT}=1A)





Figure 11. Soft Start (Power Up through EN) (V_{IN} =5.0V, V_{OUT} =3.3V, I_{OUT} =1A, V_{EN} =0 to 5.0V)



AUR9705

Typical Performance Characteristics (Continued)






Figure 12. Load Transient (V_{IN}=5.0V, V_{OUT}=1.2V, I_{OUT}=0.1 to 1A)

Figure 13. Load Transient (V_{IN}=5.0V, V_{OUT}=3.3V, I_{OUT}=0.1 to 1A)




Figure 14. Short Circuit (V_{IN}=5.0V, V_{OUT}=3.3V Short to GND, I_{OUT}=1A)

Sep. 2013 Rev. 1. 2



AUR9705

Application Information

The basic AUR9705 application circuit is shown in Figure 16, external components selection is determined by the load current and is critical with the selection of inductor and capacitor values.

1. Inductor Selection

For most applications, the value of inductor is chosen based on the required ripple current with the range of 2.2μ H to 4.7μ H.

$$\Delta I_L = \frac{1}{f \times L} V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$

The largest ripple current occurs at the highest input voltage. Having a small ripple current reduces the ESR loss in the output capacitor and improves the efficiency. The highest efficiency is realized at low operating frequency with small ripple current. However, larger value inductors will be required. A reasonable starting point for ripple current setting is ΔI_L =40% I_{MAX} . For a maximum ripple current stays below a specified value, the inductor should be chosen according to the following equation:

$$L = \left[\frac{V_{OUT}}{f \times \Delta I_{L}(MAX)}\right] \left[1 - \frac{V_{OUT}}{V_{IN}(MAX)}\right]$$

The DC current rating of the inductor should be at least equal to the maximum output current plus half the highest ripple current to prevent inductor core saturation. For better efficiency, a lower DC-resistance inductor should be selected.

2. Capacitor Selection

The input capacitance, C_{IN} , is needed to filter the trapezoidal current at the source of the top MOSFET. To prevent large ripple voltage, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$I_{RMS} = I_{OMAX} \times \frac{\left[V_{OUT} \left(V_{IN} - V_{OUT}\right)\right]^{\frac{1}{2}}}{V_{IN}}$$

It indicates a maximum value at $V_{IN}=2V_{OUT}$, where $I_{RMS}=I_{OUT}/2$. This simple worse-case condition is commonly used for design because even significant

deviations do not much relieve. The selection of C_{OUT} is determined by the Effective Series Resistance (ESR) that is required to minimize output voltage ripple and load step transients, as well as the amount of bulk capacitor that is necessary to ensure that the control loop is stable. Loop stability can be also checked by viewing the load step transient response as described in the following section. The output ripple, ΔV_{OUT} , is determined by:

$$\Delta V_{OUT} \leq \Delta I_{L} [ESR + \frac{1}{8 \times f \times C_{OUT}}]$$

The output ripple is the highest at the maximum input voltage since $\triangle I_L$ increases with input voltage.

3. Load Transient

A switching regulator typically takes several cycles to respond to the load current step. When a load step occurs, V_{OUT} immediately shifts by an amount equal to $\bigtriangleup I_{LOAD} \times ESR$, where ESR is the effective series resistance of output capacitor. $\bigtriangleup I_{LOAD}$ also begins to charge or discharge C_{OUT} generating a feedback error signal used by the regulator to return V_{OUT} to its steady-state value. During the recovery time, V_{OUT} can be monitored for overshoot or ringing that would indicate a stability problem.

4. Output Voltage Setting

The output voltage of AUR9705 can be adjusted by a resistive divider according to the following formula:

$$V_{OUT} = V_{FB} \times (1 + \frac{R_1}{R_2}) = 0.6V \times (1 + \frac{R_1}{R_2})$$

The resistive divider senses the fraction of the output voltage as shown in Figure 15.




Figure 15. Setting the Output Voltage

Sep. 2013 Rev. 1. 2

BCD Semiconductor Manufacturing Limited



AUR9705

Application Information (Continued)

5. Efficiency Considerations

The efficiency of switching regulator is equal to the output power divided by the input power times 100%. It is usually useful to analyze the individual losses to determine what is limiting efficiency and which change could produce the largest improvement. Efficiency can be expressed as:

Efficiency=100%-L1-L2-....

Where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the regulator produce losses, two major sources usually account for most of the power losses: V_{IN} quiescent current and I^2R losses. The V_{IN} quiescent current loss dominates the efficiency loss at very light load currents and the I^2R loss dominates the efficiency loss at medium to heavy load current.

5.1 The V_{IN} quiescent current loss comprises two parts: the DC bias current as given in the electrical characteristics and the internal MOSFET switch gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each cycle the gate is switched from high to low, then to high again, and the packet of charge, dQ moves from V_{IN} to ground. The resulting dQ/dt is the current out of V_{IN} that is typically larger than the internal DC bias current. In continuous mode,

$$I_{GATE} = f \times (Q_P + Q_N)$$

Where Q_P and Q_N are the gate charge of power PMOSFET and NMOSFET switches. Both the DC bias current and gate charge losses are proportional to

the V_{IN} and this effect will be more serious at higher input voltages.

5.2 I^2R losses are calculated from internal switch resistance, R_{SW} and external inductor resistance R_L . In continuous mode, the average output current flowing through the inductor is chopped between power PMOSFET switch and NMOSFET switch. Then, the series resistance looking into the LX pin is a function of both PMOSFET $R_{DS(ON)}$ and NMOSFET

R_{DS(ON)} resistance and the duty cycle (D):

$$R_{SW} = R_{DS(ON)P} \times D + R_{DS(ON)N} \times (1 - D)$$

Therefore, to obtain the I^2R losses, simply add R_{SW} to R_L and multiply the result by the square of the average output current.

Other losses including C_{IN} and C_{OUT} ESR dissipative losses and inductor core losses generally account for less than 2 % of total additional loss.


6. Thermal Characteristics

In most applications, the part does not dissipate much heat due to its high efficiency. However, in some conditions when the part is operating in high ambient temperature with high $R_{DS(ON)}$ resistance and high duty cycles, such as in LDO mode, the heat dissipated may exceed the maximum junction temperature. To avoid the part from exceeding maximum junction temperature, the user should do some thermal analysis. The maximum power dissipation depends on the layout of PCB, the thermal resistance of IC package, the rate of surrounding airflow and the temperature difference between junction and ambient.




AUR9705

Typical Application



For WDFN-2×2-6



Note 3:
$$V_{OUT} = V_{FB} \times (1 + \frac{R_1}{R_2})$$
.

When R2=300k Ω to 60k Ω , the I_{R2}=2 μ A to 10 μ A, and R1×C1 should be in the range between 3×10⁻⁶ and 6×10⁻⁶ for component selection.

Figure 16. Typical Application Circuits of AUR9705

Table 1. Component Guide

V _{OUT} (V)	R1 (kΩ)	R2 (kΩ)	C1 (pF)	L1 (µH)
3.3	453	100	13	2.2
2.5	320	100	18	2.2
1.8	200	100	30	2.2
1.2	100	100	56	2.2
1.0	68	100	82	2.2

Sep. 2013 Rev. 1. 2



Data Sheet


1.5MHz, 1A, STEP DOWN DC-DC CONVERTER

AUR9705

Mechanical Dimensions

WDFN-2×2-6

Unit: mm(inch)






AUR9705

Mechanical Dimensions (Continued)

TSOT-23-5

Unit: mm(inch)




Symbol	А				ŀ	41				A2		
Symbol	min(mm)	max(mm)	min(inch)	max(inch)	min(mm)	max(mm)	min(inch)	max(inch)	min(mm)	max(mm)	min(inch)	max(inch)
Option1	0.700	0.900	0.028	0.035	0.700	0.800	0.028	0.031	0.000	0.100	0.000	0.004
Option2	-	1.000	-	0.039	0.840	0.900	0.033	0.035	0.010	0.100	0.000	0.004



AUR9705

Mounting Pad Layout

WDFN-2×2-6




Dimensions	Y	X1	Y1	X2	Y2	E
	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)
Value	2.400/0.094	0.400/0.016	0.600/0.024	1.500/0.059	0.700/0.028	0.650/0.026



AUR9705

Mounting Pad Layout (Continued)

TSOT-23-5



Dimensions	E	X	Y	Z
	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)	(mm)/(inch)
Value	0.950/0.037	0.700/0.028	1.000/0.039	3.199/0.126



BCD Semiconductor Manufacturing Limited

http://www.bcdsemi.com

IMPORTANT NOTICE

BCD Semiconductor Manufacturing Limited reserves the right to make changes without further notice to any products or specifications herein. BCD Semiconductor Manufacturing Limited does not assume any responsibility for use of any its products for any particular purpose, nor does BCD Semiconductor Manufacturing Limited assume any liability arising out of the application or use of any its products or circuits. BCD Semiconductor Manufacturing Limited does not convey any license under its patent rights or other rights nor the rights of others.

MAIN SITE

- Headquarter

BCD (Shanghai) Micro-electronics Limited No. 1600, Zi Xing Road, Shanghai ZiZhu Science-based Industrial Park, 200241, P. R.C. Tel: +86-021-2416-2266, Fax: +86-021-2416-2277

REGIONAL SALES OFFICE Shenzhen Office

Shanghai SIM-BCD Semiconductor Manufacturing Co., Ltd., Shenzhen Office Unit A Room 1203, Skyworth Bldg., Gaoxin Ave.1.S., Nanshan District Shenzhen 518057, China Tel: +86-0755-8660-4900, Fax: +86-0755-8660-4958

Taiwan Office (Hsinchu) BCD Semiconductor (Taiwan) Company Limited 8F, No.176, Sec. 2, Gong-Dao 5th Road, East District HsinChu City 300, Taiwan, R.O.C Tel: +886-3-5160181, Fax: +886-3-5160181

- Wafer Fab

Shanghai SIM-BCD Semiconductor Manufacturing Co., Ltd. 800 Yishan Road, Shanghai 200233, China Tel: +021-6485-1491, Fax: +86-021-5450-0008

Taiwan Office (Taipei) BCD Semiconductor (Taiwan) Company Limited 3F, No.17, Lane 171, Sec. 2, Jiu-Zong Rd., Nei-Hu Dist., Taipei(114), Taiwan, R.O.C Tel: +886-2-2656 2808 Fax: +886-2-2656-2806/26562950

USA Office BCD Semiconductor Corp. 48460 Kato Road, Fremont, CA 94538, USA Tel: +1-510-668-1950 Fax: +1-510-668-1990

Korea Office BCD Semiconductor Limited Korea office. Room 101-1112, Digital-Empire II, 486 Sin-dong, Yeongtong-Gu, Suwon-city, Gyeonggi-do, Korea Tel: +82-31-695-8430