


# DEVELOPMENT DATA

This data sheet contains advance information and specifications are subject to change without notice.



SAA9042

NOV 26 1990

## TELETEXT IC FOR ANALOG AND DIGITAL TV

### GENERAL DESCRIPTION

The SAA9042 is a CMOS integrated circuit designed for reception, decoding and display of 625 and 525 line World System Teletext (WST).

It is used in conjunction with a teletext video processor (SAA5235/6 or SAA5191) for data regeneration, and a single-chip 64 K x 4-bit or 256 K x 4-bit dynamic RAM page memory.

The SAA9042 acquires teletext packets defined at levels 1, 2 and 3 in the WST specification and produces a level 1 display.

The device is µC controlled via the standard I<sup>2</sup>C-bus and is compatible with analog, digital and features TV.

### Features

#### *General*

- Interfaces with the Philips digital TV chip-set
- Interfaces with analog TV
- Directly interfaces up to 1 Mbit dynamic RAM
- Fully independent acquisition and display timing
- 3 display modes
  - normal
  - 32 kHz (progressive scan)
  - 100 Hz/120 Hz (field doubling)
- I<sup>2</sup>C controlled
- Single 5 V power supply

#### *Acquisition*

- Simultaneous update of up to 8 pages
- Up to 100 page background memory capability
- Software selectable 625/525 line operation
- Full level One Features (FLOF) operation
- TOP compatible
- VPT compatible
- VBI and full channel operation
- Extension packets 26/27/28/29 and 30 fully decoded

#### *Display*

- Stable display by slaving from scan-related timing signals
- Automatic selection of six different languages
- Storage of 192 characters (13 x 10 dot matrix)
- Software controlled RGB level removes the need for hardware adjustment
- Up to 27 display rows; 0 to 24 and up to 2 status rows

INTEGRATED CIRCUITS  
IC02

9397 290 20011

### PACKAGE OUTLINE

40-lead DIL; plastic (SOT129).



**PHILIPS**

November 1990

1




Fig.1 Block diagram.

## PINNING




Fig.2 Pinning diagram.



**Pin functions**

pin no.	mnemonic	description
1	DISP PL	<b>Display PL:</b> a programmable decode from the display-timing chain which can be used as a reference signal in an external PLL in scan-locked applications.
2	SCL	<b>Serial Clock:</b> input signal which is the I <sup>2</sup> C-bus clock from the microcontroller.
3	SDA	<b>Serial Data:</b> is the I <sup>2</sup> C-bus data line connected to the microcontroller. It is an input/output function with an open-drain output.
4	VSA	<b>Vertical Synchronization Acquisition:</b> vertical synchronization signal from the SAA9051 (VS) or SAA5191 (VCS), derived from the incoming video. This input enables field timing to be established in the acquisition section.
5	HSA	<b>Horizontal Synchronization Acquisition:</b> horizontal synchronization signal derived from the incoming video e.g. burst gate pulse. This active LOW input enables line timing to be established in the acquisition section.
6	VSD	<b>Vertical Synchronization Display:</b> synchronization signal indicating the vertical position of the TV picture. This input allows field synchronization of the display section.
7	HSD	<b>Horizontal Synchronization Display:</b> synchronization signal indicating the horizontal position of the TV picture. This input allows line synchronization of the TV picture.
8	LL3A	<b>Line-Locked system clock:</b> 13.5 MHz system clock input for the acquisition section.
9	VDS	<b>Video/Data Switch:</b> push-pull active HIGH 3-state output which controls the switching between text (HIGH) and normal TV (LOW) picture for both normal text and superimposed displays.
10	R	<b>Red, Green, Blue:</b> analog 3-state outputs which contain video character and background information for text display. The output level is adjustable over 16 steps and is controlled by V <sub>SS0</sub> , V <sub>DD</sub> and an internal register.
11	G	
12	B	
13	CDAC	<b>DAC output:</b> DAC output level, requires an external decoupling capacitor not less than 1 µF.
14	V <sub>SS0</sub>	<b>Ground:</b> ground connection for video outputs.
15	V <sub>DD</sub>	<b>Power Supply:</b> + 5 V (typ.).
16	V <sub>SS2</sub>	<b>Ground:</b> ground connection.
17	LL3D/ LL1.5D	<b>Line-Locked system clock:</b> 13.5 MHz or 27 MHz system clock input for the display, memory interface and control sections.
18 to 26	A0 to A8/ A9 to A17	<b>Address:</b> multiplexed address outputs for the external nibble-wide dynamic RAM (DRAM). With a 64-Kbit (16 K x 4) DRAM the address A8 pin is not used.
27	RAS	<b>Row Address Strobe:</b> active LOW output for the external DRAM.
28	CAS	<b>Column Address Strobe:</b> active LOW output for the external DRAM.
29	R/W	<b>Read/Write:</b> active LOW write enable signal for the external DRAM.

pin no.	mnemonic	description
30 to 33	D3 to D0/ D4 to D7	<b>Data:</b> data inputs/outputs to and from the external nibble-wide DRAM.
34	V <sub>SS1</sub>	<b>Ground:</b> ground connection.
35	V <sub>SS3</sub>	<b>Ground:</b> ground connection.
36	INT	<b>Interrupt:</b> open-drain active LOW output which provides an interrupt signal for a microprocessor indicating the arrival of a page or packet in any one of the acquisition channels, change in newsflash/subtitle status or power-on reset.
37	SAND	<b>Sandcastle:</b> 3-level output for the SAA5191 or SAA5236 representing the PL/CBB signal, derived from the acquisition timing chain.
38	TTC	<b>Teletext Clock:</b> input from the SAA5191 or SAA5236 supplied via an external coupling capacitor.
39	TTD	<b>Teletext Data:</b> input from the SAA5191 or SAA5236 supplied via an external coupling capacitor, internally clamped to V <sub>SS</sub> for 4 to 8 µs of each line to maintain the correct DC level.
40	FRAME	<b>Frame:</b> output for de-interlacing circuits. The signal is LOW for even fields and HIGH for odd fields when text but no picture is displayed. It is forced LOW when a TV picture is present.




**RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

parameter	symbol	min.	max.	unit
Supply voltage	VDD	-0.5	+ 6.5	V
DC input voltage	VI	-0.5	V <sub>DD</sub> + 0.5	V
DC input current	I <sub>I</sub>	-20	+ 20	mA
DC output voltage	V <sub>O</sub>	-0.5	V <sub>DD</sub> + 0.5	V
DC output current	I <sub>O</sub>	-20	+ 20	mA
DC V <sub>DD</sub> current	I <sub>DD</sub>	*	*	mA
Storage temperature range	T <sub>stg</sub>	-65	+ 150	°C
Operating ambient temperature range	T <sub>tamb</sub>	-20	+ 70	°C
Electrostatic handling**	V <sub>es</sub>	-1000	+ 1000	V

**Notes to the ratings**

1. All voltages are with respect to V<sub>SS</sub>.
2. V<sub>SS0</sub> is considered as an output.



Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

\* Value to be fixed.

\*\* Equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor with a rise time of 15 ns.

## DEVELOPMENT DATA

## CHARACTERISTICS

$V_{DD} = 4.5$  to  $5.5$  V;  $V_{SS} = 0$  V;  $T_{amb} = -20$  to  $+70$  °C unless otherwise specified

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Supply</b>						
Supply voltage	note 1	$V_{DD}$	4.5	5.0	5.5	V
Supply current		$I_{DD}$	—	100	—	mA
<b>Inputs</b>						
TTD	note 2					
Input voltage (peak-to-peak value)	note 3					
External coupling capacitor						
Input rise and fall times	notes 4 and 26	$t_r, t_f$	10	—	80	ns
Input data set-up time	note 5	$t_{SU}; DAT$	40	—	—	ns
Input data hold time	note 5	$t_{HD}; DAT$	40	—	—	ns
Input leakage current	$V_I = 0$ to $V_{DD}$	$I_{LI}$	-10	—	+ 10	$\mu A$
Input capacitance	note 26	$C_I$	—	7	—	pF
Clamp start time	note 6	$t_{CLon}$	3.5	4.0	4.5	$\mu s$
Clamp finish time	note 6	$t_{Cloff}$	7.5	8.0	8.5	$\mu s$
Clamp output current	note 7	$I_{clamp}$	1.0	—	—	mA
TTC	note 8					
Input voltage (peak-to-peak value)						
External coupling capacitor						
Peak input current						
Input peaks relative to 50% duty factor		$\pm V_{IM}$	0.2	—	3.5	V
Input rise and fall times	notes 4 and 26	$t_r, t_f$	10	—	80	ns
Input capacitance	note 26	$C_I$	—	7	—	pF
Input clamp voltage		$V_{clamp}$	1.2	1.4	1.6	V
Clock frequency		$f_{TTC}$	—	6.9375	—	MHz
625 line		$f_{TTC}$	—	5.7272	—	MHz
525 line						



## CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
<b>Inputs (continued)</b>						
HSA	note 2 note 9					
Input voltage LOW		V <sub>IL</sub>	0	—	0.8	V
Input voltage HIGH		V <sub>IH</sub>	2.0	—	V <sub>DD</sub>	V
Input rise and fall times	notes 4 and 26	t <sub>r</sub> , t <sub>f</sub>	—	—	500	ns
Input leakage current	V <sub>I</sub> = 0 to V <sub>DD</sub>	I <sub>LI</sub>	-10	—	+ 10	μA
Input capacitance	note 26	C <sub>I</sub>	—	—	7	pF
VSA						
Input voltage LOW		V <sub>IL</sub>	0	—	0.8	V
Input voltage HIGH	note 27	V <sub>IH</sub>	2.0	—	V <sub>DD</sub>	V
Input rise and fall times	notes 4 and 26	t <sub>r</sub> , t <sub>f</sub>	—	—	500	ns
Input leakage current	V <sub>I</sub> = 0 to V <sub>DD</sub>	I <sub>LI</sub>	-10	—	+ 10	μA
Input capacitance	note 26	C <sub>I</sub>	—	—	7	pF
LL3A (TTL mode)						
Input voltage LOW		V <sub>IL</sub>	0	—	0.8	V
Input voltage HIGH		V <sub>IH</sub>	2.0	—	V <sub>DD</sub>	V
LL3A cycle time	note 10	t <sub>CA</sub>	69	74	80	ns
LL3A HIGH time		t <sub>CAH</sub>	28	—	—	ns
LL3A LOW time		t <sub>CAL</sub>	28	—	—	ns
Input leakage current	V <sub>I</sub> = 0 to V <sub>DD</sub>	I <sub>LI</sub>	-100	—	+ 100	μA
Input capacitance	note 26	C <sub>I</sub>	—	—	10	pF
LL3A (AC mode)	13.5 MHz					
Mean voltage level	notes 25 and 26	V <sub>ACM</sub>	-12	—	+ 12	V
AC voltage (peak-to-peak value)		V <sub>AC(p-p)</sub>	1.0	—	3.0	V
Voltage HIGH w.r.t. mean		V <sub>ACH</sub>	0.3	—	2.0	V
Voltage LOW w.r.t. mean		V <sub>ACL</sub>	-2.0	—	-0.3	V
Input mark/space ratio w.r.t. mean t <sub>ACH</sub> :						
t <sub>ACL</sub> or t <sub>ACI</sub> : t <sub>ACH</sub>	note 28		30 : 70	—	70 : 30	
Series capacitor		C <sub>S</sub>	47	100	220	pF
Input impedance	notes 24 and 26	Z <sub>ACI</sub>	10	—	—	kΩ
SCL						
Input voltage LOW		V <sub>IL</sub>	0	—	1.5	V
Input voltage HIGH		V <sub>IH</sub>	3.0	—	V <sub>DD</sub>	V
Input rise time	notes 4 and 26	t <sub>r</sub>	—	—	1	μs
Input fall time	notes 11 and 26	t <sub>f</sub>	—	—	300	ns
Input leakage current	note 12; V <sub>I</sub> = 0 to V <sub>DD</sub>	I <sub>LI</sub>	-10	—	+ 10	μA



## DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
Input capacitance	note 26	$C_I$	—	—	7	pF
HSD						
Input voltage LOW		$V_{IL}$	0	—	0.8	V
Input voltage HIGH		$V_{IH}$	2.0	—	$V_{DD}$	V
Input rise and fall times	notes 4 and 26	$t_r, t_f$	—	50	500	ns
Input leakage current	$V_I = 0$ to $V_{DD}$	$I_{LI}$	-10	—	+ 10	$\mu A$
Input capacitance	note 26	$C_I$	—	—	7	pF
VSD						
Input voltage LOW		$V_{IL}$	0	—	0.8	V
Input voltage HIGH		$V_{IH}$	2.0	—	$V_{DD}$	V
Input rise and fall times	notes 4 and 26	$t_r, t_f$	—	—	500	ns
Input leakage current	$V_I = 0$ to $V_{DD}$	$I_{LI}$	-10	—	+ 10	$\mu A$
Input capacitance	note 26	$C_I$	—	—	7	pF
LL3D (TTL mode)						
Input voltage LOW		$V_{IL}$	0	—	0.8	V
Input voltage HIGH		$V_{IH}$	2.0	—	$V_{DD}$	V
Input rise and fall times	notes 4 and 26	$t_r, t_f$	—	—	10	ns
LL3D cycle time						
13.5 MHz		$t_{CA}$	69	74	80	ns
27.0 MHz		$t_{CA}$	35	37	40	ns
LL3D HIGH time						
13.5 MHz		$t_{CAH}$	28	—	—	ns
27.0 MHz		$t_{CAH}$	14	—	—	ns
LL3D LOW time						
13.5 MHz		$t_{CAL}$	28	—	—	ns
27.0 MHz		$t_{CAL}$	14	—	—	ns
Input leakage current	$V_I = 0$ to $V_{DD}$	$I_{LI}$	-100	—	+ 100	$\mu A$
Input capacitance	note 26	$C_I$	—	—	10	pF
LL3D (AC mode)						
Mean voltage level	notes 25 and 26	$V_{ACM}$	-12	—	+ 12	V
AC voltage (peak-to-peak value)		$V_{AC(p-p)}$	1.0	—	3.0	V
Voltage HIGH w.r.t. mean		$V_{ACH}$	0.3	—	2.0	V
Voltage LOW w.r.t. mean		$V_{ACL}$	-2.0	—	-0.3	V
Input mark/space ratio						
w.r.t. mean $t_{ACH}$ :						
$t_{ACL}$ or $t_{ACI}$ : $t_{ACH}$	note 28		30 : 70	—	70 : 30	
Series capacitor		$C_S$	47	100	220	pF
Input impedance	notes 24 and 26	$Z_{ACI}$	10	—	—	k $\Omega$
Inputs/Outputs (I/O)	note 13					
SDA (open drain I/O)						
Input voltage LOW		$V_{IL}$	0	—	1.5	V
Input voltage HIGH		$V_{IH}$	3.0	—	$V_{DD}$	V



## CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
SDA (open drain I/O) (continued)						
Input rise time	notes 4 and 26	$t_r$	—	—	1	$\mu s$
Input fall time	notes 11 and 26	$t_f$	—	—	300	ns
Input leakage current	note 12; $V_I = 0$ to $V_{DD}$ ; (with output off)	$I_{LI}$	-10	—	+ 10	$\mu A$
Input capacitance	note 26	$C_I$	—	—	7	pF
Output voltage LOW	$I_{OL} = 3$ mA	$V_{OL}$	0	—	0.4	V
Output fall time	notes 11 and 26	$t_f$	—	—	300	ns
Load capacitance		$C_L$	—	—	400	pF
D3 to D0						
Input voltage LOW		$V_{IL}$	0	—	0.8	V
Input voltage HIGH		$V_{IH}$	2.0	—	$V_{DD}$	V
Input leakage current	note 12; $V_I = 0$ to $V_{DD}$ ; (with output off)	$I_{LI}$	-10	—	+ 10	$\mu A$
Input capacitance	note 26	$C_I$	—	—	7	pF
Output voltage LOW	$I_{OL} = 1.6$ mA	$V_{OL}$	0	—	0.4	V
Output voltage HIGH	$I_{OH} = -200 \mu A$	$V_{OH}$	2.4	—	$V_{DD}$	V
Output rise and fall times between 0.6 V and 1.8 V	note 26	$t_r, t_f$	—	—	10	ns
Load capacitance	note 21	$C_L$	—	—	100	pF
Outputs	note 13					
SAND	note 22					
Output voltage LOW	$I_{OL} = 0.2$ mA	$V_{OL}$	0	—	0.3	V
Output voltage INTERMEDIATE	$\pm I_{OI} = 30 \mu A$	$V_{OI}$	1.3	—	2.7	V
Output voltage HIGH	$I_{OH} = 0$ to $-10 \mu A$	$V_{OH}$	4.0	—	$V_{DD}$	V
Output rise time $V_{OL}$ to $V_{OI}$ between 0.4 V and 1.1 V	note 26	$t_r, t_f$	—	—	400	ns
Output rise time $V_{OL}$ to $V_{OH}$ between 2.9 V and 4.0 V	note 26	$t_r, t_f$	—	—	200	ns
Output fall time $V_{OH}$ to $V_{OL}$ between 4.0 V and 0.4 V	note 26	$t_r, t_f$	—	—	50	ns
Load capacitance		$C_L$	—	—	30	pF



## DEVELOPMENT DATA

parameter	conditions	symbol	min.	typ.	max.	unit
INT (open-drain output)						
Output voltage LOW	$I_{OL} = 1.6 \text{ mA}$	$V_{OL}$	0	—	0.4	V
Output leakage current	output off; $V_{PU} = 0 \text{ to } V_{DD}$	$I_{LO}$	-10	—	+ 10	$\mu\text{A}$
Output fall time	notes 15 and 26	$t_f$	—	—	50	ns
Load capacitance		$C_L$	—	—	100	pF
A0 to A8						
Output voltage LOW	$I_{OL} = 1.6 \text{ mA}$	$V_{OL}$	0	—	0.4	V
Output voltage HIGH	$I_{OH} = -200 \mu\text{A}$	$V_{OH}$	2.4	—	$V_{DD}$	V
Output rise and fall times between 0.6 V and 1.8 V	note 26	$t_r, t_f$	—	—	10	ns
Load capacitance	note 23	$C_L$	—	—	100	pF
RAS, CAS, R/W						
Output voltage LOW	$I_{OL} = 1.6 \text{ mA}$	$V_{OL}$	0	—	0.4	V
Output voltage HIGH	$I_{OH} = -200 \mu\text{A}$	$V_{OH}$	2.4	—	$V_{DD}$	V
Output rise and fall times between 0.6 V and 1.8 V	note 26	$t_r, t_f$	—	—	10	ns
Load capacitance	note 23	$C_L$	—	—	100	pF
DISP PL, FRAME						
Output voltage LOW	$I_{OL} = 1.6 \text{ mA}$	$V_{OL}$	0	—	0.4	V
Output voltage HIGH	$I_{OH} = -200 \mu\text{A}$	$V_{OH}$	2.4	—	$V_{DD}$	V
Output rise and fall times	notes 16 and 26	$t_r, t_f$	—	—	200	ns
Load capacitance		$C_L$	—	—	200	pF
R, G, B (3-state)	note 29					
Output voltage LOW	note 17; $I_{OL} = 2.0 \text{ mA}$	$V_{OL}$	$V_{SS0}$	—	$V_{SS0} + 0.2$	V
Output voltage HIGH	note 18; $I_{OH} = -2 \text{ mA}$	$V_{OH}$	—	*	—	V
Output rise and fall times between 0.6 V and 1.8 V	notes 4, 17 and 26	$t_r, t_f$	—	—	10	ns
Load capacitance		$C_L$	—	—	30	pF
Output capacitance	OFF state; note 26	$C_{off}$	—	—	10	pF
Output leakage current	OFF state; $V_I = 0 \text{ to } V_{DD}$	$I_{off}$	-10	—	+ 10	$\mu\text{A}$
VDS (3-state)	note 29					
Output voltage LOW	$I_{OL} = 1.0 \text{ mA}$	$V_{OL}$	0	—	0.2	V
Output voltage HIGH	$I_{OH} = -200 \mu\text{A}$	$V_{OH}$	1.1	—	2.8	V
Output rise and fall times	note 26	$t_r, t_f$	—	—	10	ns
Load capacitance		$C_L$	—	—	30	pF
Output leakage current	OFF state; $V_I = 0 \text{ to } V_{DD}$	$I_{off}$	-10	—	+ 10	$\mu\text{A}$

\* Adjustable over 0.5 to 1.5 V, via the I<sup>2</sup>C-bus.

## CHARACTERISTICS (continued)

parameter	conditions	symbol	min.	typ.	max.	unit
<b>TIMING</b>						
<b>I<sup>2</sup>C-bus</b>						
SCL clock frequency	note 20	f <sub>SCL</sub>	0	—	100	kHz
Input clock period						
HIGH time		t <sub>HIGH</sub>	4	—	—	μs
LOW time		t <sub>LOW</sub>	4	—	—	μs
Data set-up time		t <sub>SU; DAT</sub>	250	—	—	ns
Data hold time		t <sub>HD; DAT</sub>	0	—	—	ns
Stop set-up time from clock HIGH		t <sub>SU; STO</sub>	4	—	—	μs
Start set-up time following a stop		t <sub>BUF</sub>	4	—	—	μs
Start hold time		t <sub>HD; STA</sub>	4	—	—	μs
Start set-up time following clock LOW-to-HIGH transition		t <sub>SU; STA</sub>	4	—	—	μs
<b>Memory interface</b>	note 14					
Cycle time		t <sub>CY</sub>	—	481	—	ns
Transition time		t <sub>T</sub>	—	—	10	ns
RAS pulse width		t <sub>W; RAS</sub>	120	—	—	ns
RAS pre-charge time		t <sub>PC; RAS</sub>	90	—	—	ns
CAS hold time		t <sub>HD; CAS</sub>	120	—	—	ns
Page mode cycle time		t <sub>CY; PM</sub>	120	—	—	ns
RAS to CAS delay time		t <sub>d</sub>	25	—	—	ns
CAS pulse width		t <sub>W; CAS</sub>	60	—	—	ns
CAS pre-charge time		t <sub>PC; CAS</sub>	50	—	—	ns
Row address set-up time		t <sub>SU; ROW</sub>	0	—	—	ns
Row address hold time		t <sub>HD; ROW</sub>	15	—	—	ns
Column address set-up time		t <sub>SU; COL</sub>	0	—	—	ns
Column address hold time		t <sub>HD; COL</sub>	20	—	—	ns
Read command set-up time		t <sub>SU; RD</sub>	0	—	—	ns
Read command hold time referenced to CAS		t <sub>HD; RDC</sub>	0	—	—	ns
Read command hold time referenced to RAS		t <sub>HD; RDR</sub>	10	—	—	ns
Access time from CAS		t <sub>ACC; CAS</sub>	—	—	60	ns

parameter	conditions	symbol	min.	typ.	max.	unit
Write command pulse width		t <sub>W</sub> ; WR	50	—	—	ns
Write command hold time		t <sub>HD</sub> ; WR	40	—	—	ns
Data-in set-up time		t <sub>SU</sub> ; DATI	0	—	—	ns
Data-in hold time		t <sub>HD</sub> ; DATI	40	—	—	ns
Access time from RAS		t <sub>ACC</sub> ; RAS	—	—	120	ns
RAS hold time after CAS		t <sub>HD</sub> ; RC	60	—	—	ns
CAS to RAS pre-charge time		t <sub>PC</sub> ; CR	20	—	—	ns
Column address hold time referenced to RAS		t <sub>HD</sub> ; COLR	80	—	—	ns
Data-in hold time referenced to RAS		t <sub>HD</sub> ; DATIR	100	—	—	ns


**Notes to the characteristics**

1. The rise time of V<sub>DD</sub> from 0 to 4.5 V must be >150 ns to ensure that the internal power-on reset triggers. For this circuit to reset the chip, V<sub>DD</sub> must be initially <1.0 V or fall to <1.0 V for at least 100 ns. Spikes on V<sub>DD</sub> are tolerable provided that V<sub>DD</sub> is not reduced to <2.5 V.
2. All inputs are protected against static charge under normal handling.
3. The TTD input incorporates an internal clamping diode in addition to the active clamping transistor.
4. Rise and fall times are measured between 10% and 90% levels.
5. Teletext input data set-up and hold times are measured with respect to 50% duty factor level of the rising edge of the teletext clock input (TTC). Data stable 1 ≥ 2.0 V, data stable 0 ≤ 0.8 V.
6. Clamp times measured from the line sync reference point, assuming acquisition timing is set correctly.
7. Clamp transistor on, V<sub>TTD</sub> – V<sub>SSI</sub> ≤ 0.1 V.
8. The TTC input has an internal clamping diode.
9. HSA is falling edge triggered.
10. Minimum and maximum cycles times are ± 7.1% of the typical value.
11. Fall time is measured between 3.0 V and 1.5 V.
12. Applies even when V<sub>DD</sub> = 0 V.
13. All input/outputs and outputs are protected against static charge under normal handling.
14. For details of memory interface timings to and from external DRAM see Fig. 5 and Fig. 6.



**Notes to the characteristics (continued)**

15. Output fall time measured between 4.0 V and 1.0 V levels with a 3.3 kΩ load to 5.0 V.
16. Output rise and fall times measured between 0.8 V and 2.0 V levels.
17. Measured with  $V_{SS0} = V_{SS}$  and output voltage ( $C_{DAC}$ ) = 1.5 V.
18. Measured with  $V_{SS0} = V_{SS}$  and output voltage ( $C_{DAC}$ ) = 0.5 V to 1.5 V.
19. Skew delay time measured at 0.7 V levels.
20. For details of I<sup>2</sup>C-bus timings see Fig. 3; timings are referred to  $V_{IH} = 3.0$  V and  $V_{IL} = 1.5$  V.
21. Load capacitance measured with two DRAM data inputs; 50 pF maximum.
22. A current of 1 μA flows out of the SAA5191 or SAA5236 while its SAND input is in the range of 1 V to 3.5 V.
23. Load capacitance measured with eight DRAM data inputs; 80 pF maximum.
24. Through a 200 pF capacitor with a 13.5 MHz sinewave.
25. To be applied via the series capacitor only.
26. This specification point is included because of its importance to the application environment; it is not however guaranteed.
27. When connected to the SAA5191, it is acceptable for the clock frequency to initially attain  $\leq 15$  MHz in order to achieve synchronism.
28. When connected to the SAA5191, it is acceptable for the input voltage to attain  $V_{DD} + 0.9$  V. The input current must be restricted as specified in the RATINGS.
29. These outputs can be made 3-state via the I<sup>2</sup>C-bus.

Fig.3 I<sup>2</sup>C-bus timing.




Fig.4 Line-Locked system clock LL3A and LL3D timing diagram.

## DEVELOPMENT DATA




Fig.5 Memory interface timing for write cycle to external DRAM.






Fig.6 Memory interface timing for read cycle from external DRAM.

## DEVELOPMENT DATA

		b <sub>8</sub>	b <sub>7</sub>	b <sub>6</sub>	b <sub>5</sub>	b <sub>4</sub>	b <sub>3</sub>	b <sub>2</sub>	b <sub>1</sub>	column	0	1	2	2a	3	3a	4	5	6	6a	7	7a	8	9	10	11	12	13	14	15	
0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0	1	1	0	1	0	1	0	1	1	0	1	1	
0	0	0	1	0	0	1	1	0	0	0	é	P	U	p	é	P	U	p	é	P	U	\$	i	0	\$	\$	X	A			
0	0	1	1	0	1	1	1	0	0	1	!	1	A	Q	a	Q	g	é	!	1	#	5	#	A							
0	0	1	2	0	1	2	2	0	0	2	B	R	b	r	@	à	”	2	S	i	É	È									
0	0	1	3	0	1	3	3	0	0	3	C	S	c	s	+	è	ò	3	À	á	À	I									
0	1	0	0	4	0	1	0	0	4	4	D	T	d	t	1	é	i	4	Ö	é	O	I									
0	1	0	1	5	0	1	0	1	5	E	U	e	u	→	ú	%	5	Ü	i	A	Ó										
0	1	1	0	6	0	1	1	0	6	F	V	f	v	↑	i	&	6	^	ó	ú	o										
0	1	1	1	7	0	1	1	1	7	G	W	g	w	#	#	,	7	ú	ü	ä	ä										
1	0	0	0	8	0	0	0	0	8	H	X	h	x	-	è	(	8	°	ç	é	æ										
1	0	0	1	9	0	0	1	0	9	I	Y	i	y	1	4	å	)	9	ä	ü	ä										
1	0	1	0	10	0	1	0	1	*	J	Z	j	z	l	ö	*	:	ö	*	:	ö	n	ö	ä							
1	0	1	1	11	0	1	1	1	ESC	K	°	k	à	3	4	ü	+	ü	è	ä	ö										
1	1	0	0	12	0	1	0	0	,	L	ç	l	ò	÷	,	,	ç	,	ç	à	ü	ø									
1	1	0	1	13	0	1	0	1	-	M	→	m	è	(	)	-	=	ä	ä	ö	ö										
1	1	1	0	14	0	1	1	0	.	N	↑	n	i	ç	)	.	ç	ö	ö	ø	ø										
1	1	1	1	15	0	1	1	1	/	O	#	o	?	ç	?	/	?	ç	ñ	p											

\* These control characters are reserved for compatibility with other data codes.

\*\* These control characters are presumed before each row begins.

7Z26604

Fig.7 SAA9042A West European character set.



PHILIPS

November 1990

17

LANGUAGE	PHCB (1)			CHARACTER POSITION (COLUMN/ROW)													
	C12	C13	C14	2/3	2/4	4/0	5/11	5/12	5/13	5/14	5/15	6/0	7/11	7/12	7/13	7/14	
ENGLISH	0	0	0	£	\$	@	+ 1/2	→	↑	#	—	1/4		3/4	÷		
GERMAN	0	0	1	#	\$	S	Ä Ö Ü	Ü	^	ä ö ü	é	à ö ä ü	ö	ü	ß		
SWEDISH	0	1	0	#	X	É Ä Ö Å	Å	Å	U	é	ä ö å ü	é	ä ö å ü	ü	ü		
ITALIAN	0	1	1	£	\$	é	°	ç	→	↑	#	ù à ò è	à	ò	è	i	
FRENCH	1	0	0	é	i	à	ë	ë	ù	i	#	è à ô ù	è	à	ô	ù	
SPANISH	1	0	1	ç	\$	i	á é	í	ó	ú	ñ	ü	ñ	é	à	à	

7222659.2

- (1) Where PHCB are the page Header Control Bits.  
Other combinations of PHCB default to English.

Fig.8 SAA9042A West European national option sets.






Fig.9 Synchronization of SAA9042 in analog TV (slave sync mode).




Fig.10 Synchronization of SAA9042 in analog TV with 2 × H features.







Fig.11 Synchronization of SAA9042 in digital TV with 2xH features.

## 40-LEAD DUAL IN-LINE; PLASTIC (SOT129)



**SOLDERING PLASTIC DUAL IN-LINE PACKAGES****1. By hand**

Apply the soldering iron below the seating plane (or not more than 2 mm above it). If its temperature is below 300 °C it must not be in contact for more than 10 seconds; if between 300 and 400 °C, for not more than 5 seconds.

**2. By dip or wave**

The maximum permissible temperature of the solder is 260 °C; this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified storage maximum. If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

**3. Repairing soldered joints**

The same precautions and limits apply as in (1) above.

