


PRODUCT SPECIFICATION

HDR202-1

20 CHARACTERS , 2 LINES OLED DISPLAY MODULE (WHITE)



| HANTRONIX, INC. |
|---------------------|
| 10080 BUBB RD. |
| CUPERTINO, CA 95014 |

Q.A.:

REV.:

1.0

Z.W.

HDR202-1

SHEET 1 OF 35

DATE:

FEATURES

- Small molecular organic light emitting diode.
- Color : White.
- Panel matrix : 20x2 character.
- Driver IC: SSD1311
- Extremely thin thickness for best mechanism design: 2.027mm.
- High contrast : 2000:1.
- Wide viewing angle: 160°.
- Interface: 8-bit 6800/8080-series parallel interface, Serial Peripheral Interface, I²C Interface.
- Wide range of operating temperature : -40 to 70 °C
- Anti-glare polarizer.

| HANTRONIX, INC. 10080 BUBB RD. | Q.A.: | REV.: | LIDD000 4 | SHEET 2 OF 35 |
|-----------------------------------|-------|-------|-----------|---------------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

MECHANICAL DATA

| NO | ITEM | SPECIFICATION | UNIT |
|----|----------------------|--------------------------------|-----------------|
| 1 | Number of Characters | 20 Character (5x8) (W) x 2 (H) | ` |
| 2 | Dot Size | 0.62 (W) x 0.67 (H) | mm ² |
| 3 | Dot Pitch | 0.65 (W) x 0.7 (H) | mm ² |
| 4 | Character Size | 3.22 (W) x 5.57 (H) | mm ² |
| 5 | Character Pitch | 3.7 (W) x 5.95 (H) | mm ² |
| 6 | Active Area | 73.52 (W) x 11.52 (H) | mm ² |
| 7 | Panel Size | 83 (W) x 19 (H) | mm ² |
| 8* | Panel Thickness | 1.82 ± 0.1 | mm |
| 9 | Module Size | 118.1 (W) x 19 (H) x 2.027 (D) | mm ³ |
| 10 | Diagonal A/A size | 2.93 | inch |
| 11 | Module Weight | 6.77 ± 10% | gram |

^{*} Panel thickness includes 0.7mm substrate glass, 1.1mm cover glass and UV glue thickness.

| HANTRONIX, INC. 10080 BUBB RD. | | REV.: | LIDD000 4 | SHEET 3 OF 35 |
|-----------------------------------|------|-------|-----------|---------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

MAXIMUM RATINGS

| ITEM | MIN | MAX | UNIT | Condition | Remark |
|-----------------------------------|--------|---------------|------|---|-------------------|
| Supply Voltage (VDDIO) | -0.3 | 6 | ٧ | Ta = 25°C | IC maximum rating |
| Supply Voltage (Vcc) | 10 | 16 | ٧ | Ta = 25°C | IC maximum rating |
| Supply Voltage (V _{DD}) | -0.3 | V DDIO | ٧ | Ta = 25°C | IC maximum rating |
| Operating Temp. | -40 | 70 | တ | | |
| Storage Temp | -40 | 85 | ℃ | | |
| Humidity | - | 85 | % | | |
| Life Time | 38,000 | - | Hrs | 140 cd/m ² , 50% checkerboard | Note (1) |
| Life Time | 45,000 | - | Hrs | 120 cd/m ² , 50% checkerboard | Note (2) |
| Life Time | 54,000 | - | Hrs | 100 cd/m ² , 50% checkerboard | Note (3) |

Note:

- (A) Under Vcc = 12V, Ta = 25 °C, 50% RH.
- (B) Life time is defined the amount of time when the luminance has decayed to less than 50% of the initial measured luminance.

(1) Setting of 140 cd/m²:

Contrast setting: 0x92Frame rate: 105HzDuty setting: 1/16

(2) Setting of 120 $\mbox{cd/m}^2$:

Contrast setting: 0x7cFrame rate: 105HzDuty setting: 1/16

(3) Setting of 100 $\mbox{cd/m}^2$:

Contrast setting: 0x65Frame rate: 105HzDuty setting: 1/16

| HANTRONIX, INC. 10080 BUBB RD. | | REV.: | | SHEET 4 OF 35 |
|-----------------------------------|------|-------|----------|---------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

ELECTRICAL CHARACTERISTICS

D.C ELECTRICAL CHARACTERISTICS

| SYMBOL | PARAMETERS | TEST CONDITION | MIN | TYP | MAX | UNIT |
|-------------------|--|---|---------------------------|------------|---------------------------|------|
| V _{GG} | Analog power supply (for OLED panel) | | | 12 | 12.5 | ٧ |
| V _{DDIO} | Low voltage power supply,power supply for | Low Voltage I/O Application | 2.4 | 2 | 3.6 | ٧ |
| * DDIO | I/O pins | 5V I/O Application | 4.4 | 2 | 5.5 | ٧ |
| | | Low Voltage I/O Application | 2.4 | • | V_{DDIO} | V |
| V _{DD} | Logic Supply Voltage | 5V I/O Application (VDD as output) | ï | ţ | - | v |
| I _{DD} | V _{DD} Supply Current V _{DDIO} = V _{DD} = 3.3V (Low Voltage I/O Application), V _{CC} = 12V, Contrast = FFh, IREF = 15uA, No panel attached, Display ON, All ON | | | 90 | 110 | uA |
| I _{DDIO} | V _{DDIO} Supply Current V _{CC} = 12V, Contrast = FFh,IREF = 15uA , No | V _{DDIO} = V _{DD} = 3.3V (Low Voltage I/O Application) | 7 | 2 | 5 | uA |
| ·JUIO | panel attached, Display ON, All ON | V _{DDIO} = 5V (Internal V _{DD}) (5V I/O Application) | ï | 130 | 160 | uA |
| lcc | V _{CC} Supply Current V _{DDIO} = V _{DD} = 3.3V, V _{CC} = 12V, Contrast = FFh, IREF = 15uA, No panel attached, Display ON, All ON | | | 560 | 670 | uA |
| V_{OH} | High logic output level | I _{OUT} = 100uA, 3.3MHz | 0.9* V _{DDIO} | - | - | ٧ |
| V _{OL} | Low logic output level | I _{OUT} = 100uA, 3.3MHz | - | • | 0.1* V _{DDIO} | ٧ |
| VIH | High logic input level | | 0.8* V _{DDIO} | | - | ٧ |
| VIL | Low logic input level | ow logic input level | | n u | 0.2* V _{DDIO} | ٧ |
| I _{SEG} | Segment Output Current, | Contrast= FFh | - | 450 | 550 | uA |
| | $V_{DDIO} = V_{DD} = 3.3V (LV I/O)$ or | Contrast= AFh | | 340 | | uA |
| | , - , | Contrast= 7Fh | - | 225 | - | uA |

| HANTRONIX, INC. 10080 BUBB RD. | | REV.: | LIDD000 4 | SHEET 5 OF 35 |
|-----------------------------------|------|-------|-----------|---------------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

| | Contrast= 3Fh | - | 112 | - | uA |
|--|---------------|---|-----|---|----|
| V _{CC} = 12V, IREF = 15uA, Display ON | Contrast= 0Fh | • | 56 | - | uA |

HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014 Q.A.:

Z.W.

REV.:

1.0

HDR202-1

SHEET 6 OF 35

DATE:

ELECTRO-OPTICAL CHARACTERISTICS

PANEL ELECTRICAL SPECIFICATIONS

| PARAMETER | MIN | TYP. | MAX | UNITS | COMMENTS |
|----------------------------------|--------|------|------|-------------------|-------------------------------|
| Normal mode current consumption | | 24.5 | 26 | mA | All pixels on |
| Standby mode current consumption | • | 1.5 | 2 | mA | Standby mode 10% pixels on |
| Normal mode power consumption | 1 | 294 | 312 | mW | All pixels on |
| Standby mode power consumption | - | 18 | 24 | mW | Standby mode 10% pixels on |
| Pixel Luminance | 100 | 120 | | cd/m ² | Display Average |
| Standby Luminance | | 20 | | cd/m ² | |
| CIEx (White) | 0.25 | 0.29 | 0.33 | | CIE1931 |
| CIEy (White) | 0.27 | 0.31 | 0.35 | | CIE1931 |
| Dark Room Contrast | 2000:1 | | | | |
| Viewing Angle | 160 | 12 | | degree | |
| Response Time | | 10 | | μs | |

(1) Normal mode condition:

Driving Voltage: 12V
Contrast setting: 0x7c
Frame rate: 105Hz
Duty setting: 1/16


(2) Standby mode condition :
Driving Voltage : 12V
Contrast setting : 0x11
Frame rate : 105Hz

- Duty setting: 1/16


| HANTRONIX, INC. 10080 BUBB RD. | | REV.: | LIDD000 4 | SHEET 7 OF 35 |
|-----------------------------------|------|-------|-----------|---------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

INTERFACE

FUNCTION BLOCK DIAGRAM



PANEL LAYOUT DIAGRAM



| HANTRONIX, INC. |
|---------------------|
| 10080 BUBB RD. |
| CUPERTINO, CA 95014 |

Q.A.:

REV.:

1.0

Z.W.

HDR202-1

SHEET 8 OF 35

DATE:

PIN ASSIGNMENTS

| PIN NAME | PIN NO | DESCRIPTION |
|----------|--------|---|
| N.C. | 1 | No connection. |
| VSL | 2 | This is segment voltage reference pin. When external VSL is not used, this pin should be left open. When external VSL is used, connect with resistor and diode to ground. |
| VSS | 3 | Ground pin. |
| REGVDD | 4 | Internal VDD regulator selection pin in 5V I/O application mode. When this pin is pulled HIGH, internal VDD regulator is enabled (5V I/O application). When this pin is pulled LOW, internal VDD regulator is disabled (Low voltage I/Oapplication). |
| SHLC | 5 | This pin is used to determine the Common output scanning direction. SHLC COM scan direction 1 COM0 to COM31 (Normal) 0 COM31 to COM0 (Reverse) |
| SHLS | 6 | This pin is used to change the mapping between the display data column address and the Segment driver. SHLS SEG direction |
| VDD | 7 | Power supply for core logic operation. VDD can be supplied externally or regulated internally. In LV IO application (internal VDD is disabled), this is a power input pin. In 5V IO application (internal VDD is enabled), VDD is regulated internally from VDDIO. A capacitor should be connected between VDD and VSS under all circumstances. |
| VDDIO | 8 | Low voltage power supply and power supply for interface logic level in both Low Voltage I/O and 5V I/O application. It should match with the MCU interface voltage level and must be connected to external source. |
| BS0 | 9 | MCU bus interface selection pins. BS[2:0] Interface 000 Serial Interface |

| HANTRONIX, INC. 10080 BUBB RD. | | REV.: | LIDDOOD 4 | SHEET 9 OF 35 |
|-----------------------------------|------|-------|-----------|---------------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

| | | 001 Invalid |
|-----------|----|--|
| BS1 | 10 | 010 I ² C |
| | | 011 Invalid |
| | | 100 8-bit 6800 parallel |
| | | 101 4-bit 6800 parallel |
| BS2 | 11 | 110 8-bit 8080 parallel |
| | | 111 4-bit 8080 parallel |
| GPIO | 12 | It is a GPIO pin. |
| CS# | 13 | This pin is the chip select input connecting to the MCU. |
| RES# | 14 | This pin is reset signal input. When the pin is pulled LOW, initialization of the chip is executed.Keep this pin pull HIGH during normal operation. |
| D/C# | 15 | This pin is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data at D[7:0] will be interpreted as data. When the pin is pulled LOW, the data at D[7:0] will be transferred to a command register. In I ² C mode, this pin acts as SA0 for slave address selection. When serial interface is selected, this pin must be connected to VSS. |
| R/W#(WR#) | 16 | This pin is read / write control input pin connecting to the MCU interface. When 6800 interface mode is selected, this pin will be used as Read/Write (R/W#) selection input. Read mode will be carried out when this pin is pulled HIGH and write mode when LOW. When 8080 interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I ² C interface is selected, this pin must be connected to VSS. |
| E(RD#) | 17 | This pin is MCU interface input. When 6800 interface mode is selected, this pin will be used as the Enable (E) signal.Read/write operation is initiated when this pin is pulled HIGH and the chip is selected. When 8080 interface mode is selected, this pin receives the Read (RD#) signal. Read operation is initiated when this pin is pulled LOW and the chip is selected. When serial or I ² C interface is selected, this pin must be connected to VSS. |


| HANTRONIX, INC. 10080 BUBB RD. | Q.A.: | REV.: | UDD202 1 | SHEET 10 OF 35 |
|-----------------------------------|-------|-------|----------|---------------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

| D0 | 18 | These pins are bi-directional data bus connecting to the MCU | | | | | | |
|-------|----|--|--|--|--|--|--|--|
| D1 | 19 | data bus. | | | | | | |
| D2 | 20 | Unused pins are recommended to tie LOW. | | | | | | |
| D3 | 21 | When serial interface mode is selected, D0 will be the serial | | | | | | |
| D4 | 22 | clock input: SCLK; D1 will be the serial data input: SID and | | | | | | |
| D5 | 23 | D2 will be the serial data output: SOD.When I ² C mode is | | | | | | |
| D6 | 24 | selected, D2, D1 should be tied together and serve as SDA _{out} , SDA _{in} in application and D0 is the serial clock input, | | | | | | |
| D7 | 25 | SCL. | | | | | | |
| IREF | 26 | This pin is the segment output current reference pin. IREF is supplied externally. A resistor should be connected between this pin and VSS. | | | | | | |
| ROM0 | 27 | These pins are used to select Character ROM; select appropriate logic setting as described in the following table. ROM1 ROM0 ROM | | | | | | |
| ROM1 | 28 | 0 0 A 0 1 B 1 0 C 1 1 S/W selectable | | | | | | |
| OPR0 | 29 | This pin is used to select the character number of character generator. OPR1 OPR0 CGROM CGRAM | | | | | | |
| OPR1 | 30 | 1 1 256 0 0 1 248 8 1 0 250 6 0 0 240 8 | | | | | | |
| VCOMH | 31 | COM signal deselected voltage level. A capacitor should be connected between this pin and VSS. No external power supply is allowed to connect to this pin. | | | | | | |
| vcc | 32 | Power supply for panel driving voltage. This is also the most positive power voltage supply pin. It is supplied by external high voltage source. | | | | | | |
| N.C. | 33 | No connection. | | | | | | |

| HANTRONIX, INC. 10080 BUBB RD. | | REV.: | LIDD000 4 | SHEET 11 OF 35 |
|-----------------------------------|------|-------|-----------|----------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

GRAPHIC DISPLAY DATA RAM ADDRESS MAP


DDRAM stores display data of maximum 80 x 8 bits (80 characters). DDRAM address is set in the address counter (AC) as a hexadecimal number.



Display of 5-Dot Font Width Character

5-dot 1-line Display


In case of 1-line display with 5-dot font, the address range of DDRAM is 00H-4FH



| HANTRONIX, INC. 10080 BUBB RD. | | REV.: | | SHEET 12 OF 35 |
|-----------------------------------|------|-------|----------|---------------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

5-dot 2-line Display

In case of 2-line display with 5-dot font, the address range of DDRAM is 00H-27H, 40H-67H



HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014 Q.A.:

REV.:

Z.W.

1.0

HDR202-1

SHEET 13 OF 35

DATE:

INTERFACE TIMING CHART 8080-Series MCU Parallel Interface Timing Characteristics

Chip Select Low Pulse Width (read Command) - tpwlR Chip Select Low Pulse Width (write) - tpwlW

Chip Select High Pulse Width (read) - tpWHR

Chip Select High Pulse Width (write) - tpwhw Rise Time

 $(T_A = 25^{\circ}C, V_{DDIO} = 2.4-3.6/4.4-5.5V, V_{SS} = 0V)$

 PW_{CSH}

tR

8080-Series MCU Parallel Interface Timing Characteristics

| Symbol | Parameter | Min | Тур | Max | Unit |
|--------------------|--|-----|-----|-----|----------|
| t _{cycle} | Clock Cycle Time (write cycle) | 400 | - | | ns |
| t _{AS} | Address Setup Time | 13 | | | ns |
| t _{AH} | Address Hold Time | 17 | | | ns |
| tcs | Chip Select Time | 0 | | - | ns |
| t _{CSH} | Chip select hold time to read signal | .0 | + | - | ns |
| t _{CSF} | Chip select hold time | 0 | - | - | ns |
| t _{DSW} | Write Data Setup Time | 35 | - | | ns |
| t _{DHW} | Write Data Hold Time | 18 | - | - | ns |
| t _{DHR} | Read Data Hold Time | 13 | - | | ns |
| ton | Output Disable Time | | | 70 | ns |
| t _{ACC} | Access Time (RAM) Access Time (command) | | | 200 | ns ns |
| DW | Chin Select Low Pulse Width (read RAM) - tourn | 250 | | | ns |

250

50

155


ns

ns

ns

ns

ns



HANTRONIX, INC.
10080 BUBB RD.
CUPERTINO, CA 95014

Q.A.:

Z.W.

1.0

HDR202-1

SHEET 14 OF 35

DATE:
7/3/14

7.6 BUILT-IN CGROM CHARACTER CODE ROM A(ROM[1:0]=[0:0])



HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014 Q.A.:

REV.:

Z.W.

1.0

HDR202-1

SHEET 15 OF 35

DATE:



HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014 Q.A.:

REV.:

Z.W. 1.0

HDR202-1

SHEET 16 OF 35

DATE:



HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014 Q.A.:

Z.W.

REV.:

1.0

HDR202-1

SHEET 17 OF 35

DATE:

POWER ON / OFF SEQUENCE & APPLICATION CIRCUIT


POWER ON / OFF SEQUENCE

When low voltage (2.4V~3.6V) I/O mode is chosen:

Power ON sequence:


1. Power ON V_{DDIO}, V_{DD}

- 2. After V_{DDIO} , V_{DD} become stable, set RES# pin LOW (logic low) for at least 3us $(t_1)^{(4)}$ and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 3us (t_2). Then Power ON $V_{\rm CC}$.
- 4. After V_{CC} become stable, send fundamental command 0Ch (for RE=0b, SD=0b) for display ON.SEG/COM will be ON after 100ms (tAF).



Power OFF sequence:

- 1. Send fundamental command 08h (for RE=0b, SD=0b) for display OFF. 2. Power OFF $V_{\rm CC}$. (1), (2), (3)
- 3. Power OFF V_{DDIO}, V_{DD} after t_{OFF}. (where Minimum t_{OFF}=80ms ⁽⁵⁾, Typical toFF=100ms)



Note:


- (1) Since an ESD protection circuit is connected between V_{DDIO}, V_{DD} and V_{CC}, V_{CC} becomes lower than V_{DDIO}, V_{DD} whenever VDDIO, VDD is ON and VCC is OFF as shown in the dotted line of VCC in above figures.
- (2) Vcc should be disabled when it is OFF.
- (3) Power Pins (VDDO, VDD, VCC) can never be pulled to ground under any circumstance.
- (4) The register values are reset after t₁.
- (5) VDDIO, VDD should not be Power OFF before Vcc Power OFF.

| HANTRONIX, INC. 10080 BUBB RD. | Q.A.: | REV.: | LIDD000 4 | SHEET 18 OF 35 |
|-----------------------------------|-------|-------|-----------|----------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

When 5V I/O mode is chosen:


Power ON sequence:

- 1. Power ON V_{DDIO}
- 2. After V_{DDIO} become stable, set wait time at least 1ms (t₀) for internal V_{DD} become stable. Then set RES# pin LOW (logic low) for at least 3us (t₁) (4) and then HIGH (logic high).
- 3. After set RES# pin LOW (logic low), wait for at least 100us (t2). Then Power ON Vcc.
- 4. After V_{CC} become stable, send fundamental command 0Ch (for RE=0b, SD=0b) for display ON.SEG/COM will be ON after 200ms (t_{AF}).



Power OFF sequence:

- 1. Send fundamental command 08h (for RE=0b, SD=0b) for display OFF. 2. Power OFF $V_{\rm CC}$. (1), (2), (3)
- 3. Power OFF VDDIO after toff. (where Minimum toff=80ms (5), Typical $t_{OFF}=100$ ms)




Note:

- (1) Since an ESD protection circuit is connected between V_{DDIO}, V_{DD} and V_{CC}, V_{CC} becomes lower than V_{DDIO}, V_{DD} whenever V_{DDIC} , V_{DD} is ON and V_{CC} is OFF as shown in the dotted line of V_{CC} in above figures.
- (2) V_{CC} should be disabled when it is OFF.
- (3) Power Pins (VDDIO, VDD, VCD) can never be pulled to ground under any circumstance.
- (4) The register values are reset after t₁.
- (5) V_{DDIO}, V_{DD} should not be Power OFF before V_∞ Power OFF.

| HANTRONIX, INC. 10080 BUBB RD. | Q.A.: | REV.: | LIDD000 4 | SHEET 19 OF 35 |
|-----------------------------------|-------|-------|-----------|----------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

APPLICATION CIRCUIT

(CHARACTER CODE:ROM A) (CGROM:248,CGRAM:8)



Recommend components:

C1, C4: 4.7uF/25V (Tantalum type) or VISHAY (572D475X0025A2T)

C2, C3: 1uF/16V(0603) R1: 470K ohm 1%(0603)

R2: 50 ohm 1/4W D1: ≤1.4V 0.5W

This circuit is for 8080 8bits interface.

| HANTRONIX, INC. 10080 BUBB RD. | Q.A.: | REV.: | | SHEET 20 OF 35 |
|-----------------------------------|-------|-------|----------|----------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

RELIABILITY TEST CONDITIONS

| No. | Items | Specification | Quantity |
|-----|---|---|----------|
| 1 | High temp. (Non-operation) | 85°C, 240hrs | 5 |
| 2 | High temp. (Operation) | 70°C, 120hrs | 5 |
| 3 | Low temp. (Operation) | -40°C, 120hrs | 5 |
| 4 | High temp. / High humidity (Operation) | 65℃, 90%RH, 120hrs | 5 |
| 5 | Thermal shock (Non-operation) | -40°C ~85°C (-40°C /30min; transit /3min; 85°C /30min; transit /3min) 1cycle: 66min, 100 cycles | 5 |
| 6 | Vibration | Frequency: 5~50HZ, 0.5G Scan rate: 1 oct/min Time: 2 hrs/axis Test axis: X, Y, Z | 1 Carton |
| 7 | Drop | Height: 120cm Sequence : 1 angle - 3 edges and 6 faces Cycles: 1 | 1 Carton |
| 8 | ESD (Non-operation) | Air discharge model, ±8kV, 10 times | 5 |

Test and measurement conditions

- All measurements shall not be started until the specimens attain to temperature stability.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for item 1, 4 & 5.

Evaluation criteria

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within \pm 50% of initial value.

| HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014 | Q.A.: Z.W. | 1.0 | HDR202-1 | SHEET 21 OF 35 DATE: 7/3/14 |
|--|---------------|-----|----------|------------------------------|
|--|---------------|-----|----------|------------------------------|

APPENDIXES

APPENDIX 1: DEFINITIONS

A. DEFINITION OF CHROMATICITY COORDINATE

The chromaticity coordinate is defined as the coordinate value on the CIE 1931 color chart for R, G, B, W.

B. DEFINITION OF CONTRAST RATIO

The contrast ratio is defined as the following formula:

C. DEFINITION OF RESPONSE TIME

The definition of turn-on response time Tr is the time interval between a pixel reaching 10% of steady state luminance and 90% of steady state luminance. The definition of turn-off response time Tf is the time interval between a pixel reaching 90% of steady state luminance and 10% of steady state luminance. It is shown in Figure 2.




Figure 2 Response time

| HANTRONIX, INC. 10080 BUBB RD. | Q.A.: | REV.: | LIDD000 4 | SHEET 22 OF 35 |
|-----------------------------------|-------|-------|-----------|----------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

D. DEFINITION OF VIEWING ANGLE

The viewing angle is defined as Figure 3. Horizontal and vertical (H & V) angles are determined for viewing directions where luminance varies by 50% of the perpendicular value.





Figure 3 Viewing angle

| HANTRONIX, INC. 10080 BUBB RD. | | REV.: | LIDD000 4 | SHEET 23 OF 35 |
|-----------------------------------|------|-------|-----------|----------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

APPENDIX 2: MEASUREMENT APPARATUS


A. LUMINANCE/COLOR COORDINATE

PHOTO RESEARCH PR-705, MINOLTA CS-100




B. CONTRAST / RESPONSE TIME / VIEW ANGLE

WESTAR CORPORATION FPM-510



| HANTRONIX, INC. 10080 BUBB RD. | Q.A.: | REV.: | LID D000 4 | SHEET 24 OF 35 |
|-----------------------------------|-------|-------|------------|----------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

C. ESD ON AIR DISCHARGE MODE



| HANTRONIX, INC. 10080 BUBB RD. | | REV.: | LIDD000 4 | SHEET 25 OF 35 |
|-----------------------------------|------|-------|-----------|----------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

APPENDIX 3: PRECAUTIONS FOR USING THE OLED MODULE

Precautions for Handling

- When handling the module, wear powder-free antistatic rubber finger cots, and be careful not to bend and twist it.
- The OLED module is consisted of glass and film, and it should avoid pressure, strong impact, or being dropped from a high position.
- 3. The OLED module is an electronic component and is subject to damage caused by Electro Static Discharge (ESD). And hence normal ESD precautions must be taken when handling it. Also, appropriate ESD protective environment must be administered and maintained in the production line. When handling and assembling the panel, wear an antistatic wrist strap with the alligator clip attached to the ground to prevent ESD damage on the panel. Also, ground the tools being used for panel assembly and make sure the working environment is not too dry to cause ESD problems. Antistatic wrist strap should touch human body directly instead of gloves. (See below photos).





- 4. Take out the panel one by one from the holding trays for assembly, and never put the panel on top of another one to avoid the scratch.
- Avoid jerk and excessive bend on TAB/FPC/COF, and be careful not to let foreign matter or bezel damage the film.
- 6. When handling and assembling the module (panel + IC), grab the panel, not the TAB/FPC/COF.
- Use the tweezers to open the clicks on the connector of PCB before the insertion of FPC/COF, and click them back in. Once the FPC/COF sits properly in the connector, use the tweezers to avoid the damages.







| HANTRONIX, INC. |
|---------------------|
| 10080 BUBB RD. |
| CUPERTINO, CA 95014 |

Q.A.:

REV.:

Z.W.


1.0

HDR202-1

SHEET 26 OF 35

DATE:

8. Please do not bend the film near the substrate glass. It could cause film peeling and TAB/FPC/COF damage. For TAB, It should bend the slit area as actual OLED it is. For FPC or COF, it is suggested to follow below pictures for instruction (distance between substrate glass and bending area >1.5mm; R>0.5mm).







| HANTRONIX, INC. |
|---------------------|
| 10080 BUBB RD. |
| CUPERTINO, CA 95014 |

Q.A.:

REV.:

Z.W.


1.0


HDR202-1

SHEET 27 OF 35


DATE:

 Avoid bending the film at IC bonding area. It could damage the IC ILB bonding. It should avoid bending the IC seal area. Please keep the bending distance >1.5mm.






10. Use both thumbs to insert COF into the connector when assembling the panel. Please refer to the photo.



11. The working area for the panel should be kept clean. If the panel is accidentally dropped on the floor, do visual inspection of the panel first. Please use clean-room wiping cloth moistened with alcohol to wipe it off if dirt or grease stains the panel.

| HANTRONIX, INC. 10080 BUBB RD. | Q.A.: | REV.: | LIDD000 4 | SHEET 28 OF 35 |
|-----------------------------------|-------|-------|-----------|---------------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

- 12. Do not wipe the pin of film and polarizer with the dry or hard materials that will damage the surface. When cleaning the display surface, use the soft cloth with solvent, IPA or alcohol, to clean.
- 13. Protection film is applied to the surface of OLED panel to avoid the scratch. Please remove the protective film before assembling it. If the OLED panel has been stored for a long time, the residue adhesive material of the protective film may remain on the display surface after remove the protective film. Please use the soft cloth with solvent, IPA or alcohol, to clean.
- 14. When hand or hot-bar soldering TAB/FPC onto PCB, make sure the temperature and timing profiles to meet the requirements of soldering specification (the specification depends on the application or optimized by customer) to prevent the damage of IC pins by inappropriate soldering.
- 15. Solder residues arise from soldering process have to be cleaned up thoroughly before the module assembly.
- 16. Use the voltage and current settings listed in the specification to do the function test after the module assembly.
- 17. Suggestion for soldering process:
 - i. TAB Lead- free soldering hot bar process
 - Use pulse heated bonding tool equipment
 - Material: Sn/Ag/Cu lead-free solder paste with typical 25um thickness on PCB pad. The TAB pin size and shape may be different, please base on the production line to adjust the thickness of PCB pad and temperature.
 - 3. Bonding Force:--4kg per centimeter square as the starting point.
 - 4. Suggested bonding tool temperature & time profile is as below for reference. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.



| HANTRONIX, INC. 10080 BUBB RD. | Q.A.: | REV.: | LID D000 4 | SHEET 29 OF 35 |
|-----------------------------------|-------|-------|------------|----------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

- ii. TAB Lead- free soldering wire process In case of manual soldering (Lead- free solder wire)
 - 1. Solder wire contact iron directly: 280±5° at 3-5secs
 - 2. Solder wire contact TAB lead directly (near iron but not contact): 380±5 °C, 3-5secs
 - 3. Since there are differences in TAB soldering pins, soldering technicians' skills, mechanism...etc., the soldering conditions must be adequately tuned.
- iii. High temperature will result in rapid heat conduction to IC and might cause damage to IC, so please keep the temperature below 380 °C. Also, avoid damaging the polyimide and solder resist which might take place at high temperatures. Refold cycles base on the de-soldering status, if the plating of pin was damaged, it can not be used again.

| HANTRONIX, INC. 10080 BUBB RD. | Q.A.: | REV.: | LIDD000 4 | SHEET 30 OF 35 |
|-----------------------------------|-------|-------|-----------|---------------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

Precautions for Electrical

1. Design using the settings in the specification


It is very important to design and operate the panel using the settings listed in the specification. It includes voltage, current, frame rate and duty cycle... etc. Operation the OLED outside the range of the specification should be entirely avoided to ensure proper operation of the OLED.

2. Maximum Ratings

To ensure the proper operation of the panel, never design the panel with parameters running over the maximum ratings listed in the specification. Also the logic voltages such as VIL and VIH have to be within the specified range in the specification to prevent any improper operation of the panel.

3. Power on/off procedure

To avoid any inadvertent effects resulting from inappropriate power on/off operations, please follow the directions of power on/off procedure on page 6. Any operation that does not comply with the procedure could cause permanent damage of the IC and should be avoided. When the logic power is not on, do not activate any input signal. Abrupt shutdown of power to the module, while the OLED panel is on, would cause OLED panel malfunction.




| HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014 | Q.A.: Z.W. | 1.0 | HDR202-1 | SHEET 31 OF 35 DATE: 7/3/14 |
|--|---------------|-----|----------|------------------------------|
|--|---------------|-----|----------|------------------------------|

4. Power savings

To save power consumption of the OLED, please use partial display or sleep mode when the panel is not fully activated. Also, if possible, make the black background to save power.

The OLED is a self-luminous device and a particular pixel cluster or image can be lit on via software control. So power savings can be achieved by partial display or dimming down the luminance. Depending on the application, the user can choose among Ultra Bright Mode, Normal Operation Mode, and Sleeping Mode. The power consumption is almost in directly proportion to the brightness of the panel, and also in directly proportion to the number of pixels lit on the panel. The customer can save the power by the use of black background and sleeping mode. One benefit from using these design schemes is the extension of the OLED lifetime.



5. Adjusting the luminance of the panel

Although there are a couple of ways to adjust the luminance of the panel, it is strongly recommended that the customer change the contrast setting to adjust the luminance of the panel. Adjusting voltages to achieve desired luminance is not allowed. Be aware that the adjustment of luminance would accompany the change of lifetime of the panel and its power consumption as well.

Residual Image (Image Sticking)

The OLED is a self-emissive device. As with other self-emissive device or displays consisting of self-emissive pixels, when a static image frozen for a long period of time is changed to another one with all-pixels-on background, residual image or image sticking is noticed by the human eye. Image sticking is due to the luminance difference or contrast between the pixels that were previously turned on and the pixels that are newly turned on. Image sticking depends on the luminance decay curve of the display. The slower the decay, the less prominent the image sticking is. It is strongly recommended that the user employ the following three strategies to minimize image sticking.


| HANTRONIX, INC. 10080 BUBB RD. | Q.A.: | REV.: | LIDDOO 4 | SHEET 32 OF 35 |
|-----------------------------------|-------|-------|----------|----------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

- Employ image scrolling or animation to even out the lit-on time of each and every pixel on the display, also could use sleeping mode for reduced the residual image and extend the power capacity.
- Minimize the use of all-pixels-on or full white background in their application because when the panel is turned on full white, the image sticking from previously shown patterns is the most revealing. Black background is the best for power savings, greatest visibility, eye appealing, and dazzling displays
- 3. If a static logo is used in the reliability test, change the pattern into its inverse (i.e., turn off the while pixels and turn on the previously unlit pixels) and freeze the inverse pattern as long as the original logo is used, so every pixel on the panel can be lit on for about the same time to minimize image sticking, caused by the differential turn-on time between the original and its reverse patterns.





Scrolling example



HANTRONIX, INC. 10080 BUBB RD. CUPERTINO, CA 95014 Q.A.:

REV.:

Z.W.

1.0

HDR202-1


SHEET 33 OF 35

DATE:

Precautions for Mechanical

1. Cushion or Buffer tape on the cover glass

It is strongly recommended to have a cushion or buffer tape to apply on the panel backside and front side when assembling OLED panel into module to protect it from damage due to excessive extraneous forces.



It is recommended that a plating conductive layer be used in the housing for EMI/EMC protection. And, the enough space should be reserved for the IC placement if the IC thickness is thicker than the TAB film when customer design the PCB.

2. Avoid excessive bending of film when handling or designing the panel into the product

The bending of TAB/COF/FPC has to follow the precautions indicated in the specification, extra bending or excessive extraneous forces should be avoided to minimize the chances of film damage. If bending the film is necessary, please bend the designated bending area only. Please refer to items 8 and 9 of Precautions for Handling for more information.

| HANTRONIX, INC. 10080 BUBB RD. | | REV.: | LIDDOO 4 | SHEET 34 OF 35 |
|-----------------------------------|------|-------|----------|----------------|
| CUPERTINO, CA 95014 | Z.W. | 1.0 | HDR202-1 | DATE: 7/3/14 |

