Vishay Siliconix



15 A microBUCK[®] SiC401A/B Integrated Buck Regulator with Programmable LDO

DESCRIPTION

The Vishay Siliconix SiC401A/B an adv anced stand-alone synchronous b uck re gulator f eaturing i ntegrated power MOSFETs, bootstrap switch, and a programmable LDO in a space-saving PowerPAK MLP55-32L pin packages.

The SiC40 1A/B is capa ble of ope rating with all cer amic solutions an d s witching frequ encies up to 1 MHz. The programmable frequ ency, synch ronous op eration and selectable p ower-save all ow ope ration at h igh e fficiency across the full range of load current. The internal LDO may be used to supply 5 V for the gate drive circuits or it may be bypassed with an external 5 V for op timum efficiency and used to drive external n-channel MOSFETs or o ther loads. Additional f eatures include cycle-b y-cycle current limit,

voltage soft-star t, unde r-voltage protection, pro grammable over-current protection, soft shu tdown an d sel ectable power-save. The Visha y Siliconix SiC401A/B also provides an enable input and a power good output.

PRODUCT SUMMARY						
Input Voltage Range	3 V to 17 V					
Output Voltage Range	0.6 V to 5.5 V					
Operating Frequency	200 kHz to 1 MHz					
Continuous Output Current	15 A					
Peak Efficiency	93 %					
Package	PowerPAK MLP55-32L					


FEATURES

- High efficiency > 93 %
- 15 A continuous output current capability
- Integrated bootstrap switch
- Programmable 200 mA LDO with bypass logic
- Temperature compensated current limit
- All ceramic solution enabled
- Pseudo fixed-frequency adaptive on-time control
- Programmable input UVLO threshold
- Independent enable pin for switcher and LDO
- Selectable ultra-sonic power-save mode (SiC401A)
- Selectable power-save mode (SiC401B)
- Programmable soft-start and soft-shutdown
- 1 % internal reference voltage
- Power good output
- · Over-voltage and under-voltage protections
- Material catego rization: Fo r d efinitions of comp liance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

- Notebook, desktop and server computers
- Digital HDTV and digital consumer applications
- Networking and telecommunication equipment
- Printers, DSL, and STB applications
- Embedded applications
- Point of load power supplies

TYPICAL APPLICATION CIRCUIT AND PACKAGE OPTIONS



Typical Application Circuit for SiC401A/B (PowerPAK MLP5x5-32L)




COMPLIANT

Vishay Siliconix




FUNCTIONAL BLOCK DIAGRAM





PIN CONFIGURATION



Document Number: 63835 S12-2109-Rev. C, 03-Sep-12




VISHAY

Vishay Siliconix

Pin Number	Symbol	Description
1	FB	Feedback input for switching regulator used to program the output voltage - connect to an externa resistor divider from V _{OUT} to A _{GND} .
2V	OUT	Switcher output voltage sense pin - also the input to the inter nal switch-over between V_{OUT} and V_{LDO} . The voltage at this pin must be less than or equal to the voltage at the V_{DD} pin.
ЗV	DD	Bias supply for the IC - when using the internal LDO as a bias power supply, V_{DD} is the LDO output When using an external power supply as the bias for the IC, the LDO output should be disabled.
4, 30, PAD 1	A _{GND}	Analog ground
5F	BL	Feedback input for the internal LDO - used to program the LDO output. Connect to an externa resistor divider from V _{DD} to A _{GND} .
6, 9 to 11, PAD 2	V _{IN}	Input supply voltage
7	SS	The soft start ramp will be programmed by an internal current source charging a capacitor on this pin
8B	ST	Bootstrap pin - connect a capacitor of at least 100 nF from BST to LX to develop the floating supply for the high-side gate drive.
12, 14	NC	No connection
13	LXBST	LX Boost - connect to the BST capacitor.
23 to 25, PAD3	LX	Switching (phase) node
15 to 22	P _{GND}	Power ground
26	P _{GOOD}	Open-drain power good in dicator - high impedan ce in dicates power is goo d. An external pull-up resistor is required.
27	I _{LIM}	Current limit sense pin - used to program the current limit by connecting a resistor from ILIM to LXS
28	LXS	LX sense - connects to R _{ILIM}
29	EN/PSV	Enable/power save input for the s witching regulator - connect to A_{GND} to disab le the s witching regulator, connect to V_{DD} to operate with power-save mode and float to operate in forced continuous mode.
31	t _{ON}	On-time programming input - set the on-time by connecting through a resistor to A_{GND}
32	ENL	Enable input for the LDO - connect ENL to A _{GND} to disable the LDO. Drive with logic signal for logic control, or program the V _{IN} UVLO with a resistor divider between V _{IN} , ENL, and A _{GND} .

ORDERING INFORMATION						
Part Number	Package	Marking (Line 1: P/N)				
SiC401ACD-T1-GE3	PowerPAK MLP55-32L	SiC401A				
SiC401BCD-T1-GE3	PowerPAK MLP55-32L	SiC401B				
SiC401DB	Reference	ce board				



Format:

LINE 1: P/N LINE 2: Siliconix logo + Lot code + ESD symbol LINE 3: Factory code + Year code + Work week code

Vishay Siliconix



Electrical Parameter	Conditions	Limits	Unit
V _{IN}	to P _{GND}	- 0.3 to + 20	
V _{IN}	to V _{DD}	- 0.4 max.	
LX	to P _{GND}	- 0.3 to + 20	
LX (Transient < 100 ns)	to P _{GND}	- 2 to + 20	
V _{DD}	to P _{GND}	- 0.3 to + 6	
EN/PSV, P _{GOOD} , I _{LIM}	Reference to P _{GND}	- 0.3 to + (V _{DD} + 0.3)	V
t _{ON}	to P _{GND}	- 0.3 to + (V _{DD} - 1.5)	
BST	to LX	- 0.3 to + 6	
	to P _{GND}	- 0.3 to + 25	7
ENL		- 0.3 to V _{IN}	
A _{GND} to P _{GND}		- 0.3 to + 0.3	
Temperature			•
Maximum Junction Temperature		150	
Storage Temperature		- 65 to 150	
Power Dissipation			
Junction to Ambient Thermal Impedance (R _{thJA}) ^(b)	IC Section	50	°C/W
Maximum Dawar Dissinction	Ambient Temperature = 25 °C	3.4	w
Maximum Power Dissipation	Ambient Temperature = 100 °C	1.3	vv
ESD Protection			
	НВМ	2	kV

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating/conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (all voltages referenced to GND = 0 V)						
Parameter Symb	ol	Min.	Тур.	Max.	Unit	
Input Voltage	V _{IN}	3		17		
V _{DD} to P _{GND}		3		5.5	V	
Output Voltage	V _{OUT}	0.6		5.5		
Temperature						
Ambient Temperature		- 40 to 8	35		°C	



SiC401A, SiC401BCD Vishay Siliconix

	1	Test Conditions Unless Specified				1
Parameter S	ymbol	$V_{IN} = 12 \text{ V}, V_{DD} = 5 \text{ V}, T_A = +25 \text{ °C for typ.}, -40 \text{ °C to } +85 \text{ °C for min. and max.}, T_J = < 125 \text{ °C, typical application circuit}$	Min.	Тур.	Max.	Uni
Input Power Supplies	•			•	•	
Input Supply Voltage	V _{IN}		3		17	
V _{DD}	V _{DD}		3		5.5	
	N	Sensed at ENL pin, rising	2.4	2.6	2.95	
V _{IN} UVLO Threshold ^(a)	V _{UVLO}	Sensed at ENL pin, falling	2.23	2.4	2.57	
V _{IN} UVLO Hysteresis	V _{UVLO, HYS}			0.25		V
		Measured at V _{DD} pin, rising	2.5		3	1
V _{DD} UVLO Threshold	V _{UVLO}	Measured at V _{DD} pin, falling	2.4		2.9	
V _{DD} UVLO Hysteresis	V _{UVLO, HYS}			0.2		
V. Oursels Ourset		ENL, EN/PSV = 0 V , V _{IN} = 17 V		10	20	
V _{IN} Supply Current	I _{IN}	Standby mode; ENL= V _{DD} , EN/PSV = 0 V		130		μA
	I _{DD}	ENL, EN/PSV = 0 V		190	300	
		SiC401A, EN/PSV = V_{DD} , no load (f _{SW} = 25 kHz), $V_{FB} > 0.6 V$ ^(b)		0.3		
V _{DD} Supply Current		SiC401B, EN/PSV = V_{DD} , no load, $V_{FB} > 0.6 V^{(b)}$		0.7		
		$V_{DD} = 5 \text{ V}, f_{SW} = 250 \text{ kHz},$ EN/PSV = floating, no load ^(b)		9		mA
		V_{DD} = 3 V, f _{SW} = 250 kHz, EN/PSV = floating, no load ^(b)		5.5		
FB On-Time Threshold		Static V _{IN} and load	0.594	0.600	0.606	V
Framer Danas	f _{SW}	Continuous mode operation			1000	
Frequency Range	_	Minimum f _{SW} , (SiC401A only)		25		kHz
Bootstrap Switch Resistance				10		Ω
Timing						
On-Time	t _{ON}	Continuous mode operation V _{IN} = 12 V, V _{OUT} = 5 V, f _{SW} = 300 kHz, R _{ton} = 133 k Ω	999	1110	1220	
Minimum On-Time ^(b)	t _{ON, min.}			80		ns
Minimum Off-Time ^(b)	torr	$V_{DD} = 5 V$		250		
	^t OFF, min.	$V_{DD} = 3 V$		370		
Soft Start						
Soft Start Current (b)	I _{SS}			3μ		A
Soft Start Voltage ^(b)	V _{SS}	When V _{OUT} reaches regulation		1.5		V
Analog Inputs/Outputs				1	1	
V _{OUT} Input Resistance	R _{O-IN}			500		kΩ
Current Sense				1	1	
Zero-Crossing Detector Threshold Voltage	V _{Sense-th}	LX-P _{GND}	- 3		+ 3	mV
Power Good	1				1	
Power Good Threshold	PG_V _{TH_UPPER} PG_V _{TH_LOWER}	Upper limit, V _{FB} > internal 600 mV reference Lower limit, V _{FB} < internal 600 mV reference		± 20 - 10		%
Start-Up Delay Time		V _{DD} = 5 V, C _{SS} = 10 nF		12		† – – †
(between PWM enable and P _{GOOD} high)	PG_T _d	$V_{DD} = 3 V, C_{SS} = 10 nF$		7		ms
Fault (noise-immunity) Delay Time (b)	PG_I _{CC}			5μ		s
Leakage Current	PG_I _{LK}				1μ	A
Power Good On-Resistance	PG_R _{DS_ON}			10		Ω
Fault Protection	0011	L		!	!	
Valley Current Limit	I _{LIM}	$V_{DD} = 5 V$, $R_{ILIM} = 3945$, $T_J = 0 \degree C$ to +125 $\degree C$ $V_{DD} = 3.3 V$, $R_{ILIM} = 3945$	12.75	15 13.5	17.25	A
-						

Document Number: 63835 S12-2109-Rev. C, 03-Sep-12 For technical questions, contact: powerictechsupport@vishay.com

www.vishay.com

⁵

Vishay Siliconix



Parameter Symbol		$\label{eq:VIN} \begin{array}{l} \textbf{Test Conditions Unless Specified} \\ V_{IN} = 12 \text{ V}, V_{DD} = 5 \text{ V}, T_A = +25 \ ^\circ\text{C} \text{ for typ.}, \\ -40 \ ^\circ\text{C} \text{ to } +85 \ ^\circ\text{C} \text{ for min. and max.}, \\ T_J = < 125 \ ^\circ\text{C}, \text{ typical application circuit} \end{array}$	Min.	Тур.	Max.	Unit
ILIM Comparator Offset Voltage	V _{ILM-LK}	With respect to A _{GND}	- 10	0	+ 10	mV
Output Under-Voltage Fault	V _{OUV_Fault}	V _{FB} with respect to Internal 600 mV reference, 8 consecutive clocks		- 25		
Smart Power-Save Protection Threshold Voltage ^b	P _{Save_VTH}	$V_{\mbox{\scriptsize FB}}$ with respect to internal 600 mV		+ 10		%
Over-Voltage Protection Threshold		V _{FB} with respect to internal 600 mV		+ 20		
Over-Voltage Fault Delay ^b	t _{OV-Delay}			5μ		s
Over Temperature Shutdown ^b	T _{Shut}	10 °C hysteresis		150		°C
Logic Inputs/Outputs					•	
Logic Input High Voltage	V _{IH}		1			
Logic Input Low Volatge	V _{IL}				0.4	
EN/PSV Input for P-Save Operation (b)		$V_{DD} = 5 V$	2.2		5	v
EN/PSV Input for Forced Continuous Operation ^(b)			12			
EN/PSV Input for Disabling Switcher			00		.4	
EN/PSV Input Bias Current	I _{EN}		- 10		+ 10	
ENL Input Bias Current	I _{ENL}			81	5	μA
FBL, FB Input Bias Current	FBL_I _{LK}		- 1		+ 1	
Linear Dropout Regulator					•	
FBL ^(b)	V _{LDO ACC}			0.75		V
		Short-circuit protection, V _{IN} = 12 V, V _{DD} < 0.75 V		65		
LDO Current Limit	LDO_I _{LIM}	Start-up and foldback, V_{IN} = 12 V, 0.75 < V_{DD} < 90 % of final V_{DD} value		115		mA
		Operating current limit, $V_{IN} = 12 V$, $V_{DD} > 90 \%$ of final V_{DD} value	135	200		
V_{LDO} to V_{OUT} Switch-over Threshold ^(d)	V _{LDO-BPS}		- 130		+ 130	
V _{LDO} to V _{OUT} Non-switch-over Threshold ^(d)	V _{LDO-NBPS}		- 500		+ 500	mV
V _{LDO} to V _{OUT} Switch-over Resistance	R _{LDO}	V _{OUT} = 5 V		2		Ω
LDO Drop Out Voltage ^(e)		From V_{IN} to V_{DD} , $V_{DD} = +5 V$, $I_{VLDO} = 100 mA$		1.2		v

Notes:

a. VIN UVLO is programmable using a resistor divider from VIN to ENL to AGND. The ENL voltage is compared to an internal reference.

b. Typical value measured on standard evaluation board.

c. SiC401A/B has first order temperature compensation for over current. Results vary based upon the PCB thermal layout


d. The switch-over threshold is the maximum voltage dif f erential b etween the V $_{LDO}$ and V $_{OUT}$ pins which ensures that V $_{LDO}$ will internally switch-over to V $_{OUT}$. The non-switch-over threshold is the minimum voltage diff erential between the V $_{LDO}$ and V $_{OUT}$ pins which ensures that V $_{LDO}$ will not switch-over to V $_{OUT}$.

e. The LDO drop out voltage is the voltage at which the LDO output drops 2 % below the nominal regulation point.





Vishay Siliconix


ELECTRICAL CHARACTERISTICS




Effiency/Power Loss vs. Load P-Save (V_{DD} = 3.3 V, V_{OUT} = 1.5 V, SiC401B)











Effiency/Power Loss-P-Save vs. FCM $(V_{DD} = 3.3 \text{ V}, V_{OUT} = 1.5 \text{ V}, V_{IN} = 12 \text{ V}, \text{SiC401B})$




Effiency/Power Loss-P-Save vs. FCM $(V_{DD} = 5 V, V_{OUT} = 1.5 V, V_{IN} = 12 V, SiC401B)$




Document Number: 63835 For technical questions, contact: powerictechsupport@vishay.com S12-2109-Rev. C, 03-Sep-12 This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

Vishay Siliconix


ELECTRICAL CHARACTERISTICS






SHAY

Load Regulation - FCM (V_{DD} = 3.3 V, V_{OUT} = 1.5 V, SiC401B)



Load Regulation - P-Save (V_{DD} = 3.3 V, V_{OUT} = 1.5 V, SiC401B)



www.vishay.com 8


For technical questions, contact: powerictechsupport@vishay.com


Document Number: 63835 S12-2109-Rev. C, 03-Sep-12





Vishay Siliconix


ELECTRICAL CHARACTERISTICS
















Load Regulation vs. Temperature - P-Save (V_{DD} = 3.3 V, V_{OUT} = 1.5 V, SiC401B)




Load Regulation vs. Temperature - FCM $(V_{DD} = 3.3 \text{ V}, V_{OUT} = 1.5 \text{ V}, \text{SiC401B})$




Document Number: 63835 For technical questions, contact: <u>powerictechsupport@vishay.com</u> S12-2109-Rev. C, 03-Sep-12


ELECTRICAL CHARACTERISTICS




Effiency/Power Loss vs. Load - P-Save $(V_{DD} = 3.3 V, V_{OUT} = 1.5 V, SiC401A)$



Effiency/Power Loss - P-Save vs. FCM ($V_{DD} = 5 V$, $V_{OUT} = 1.5 V$, $V_{IN} = 12 V$, SiC401A)




Effiency/Power Loss vs. Load - P-Save (V_{DD} = 5 V, V_{OUT} = 1.5 V, SiC401A)




VISHAY

Effiency/Power Loss - P-Save vs. FCM (V_{DD} = 3.3 V, V_{OUT} = 1.5 V, V_{IN} = 12 V, SiC401A)



Effiency/Power Loss - P-Save (V_{OUT} = 1.5 V, V_{IN} = 12 V, SiC401A)



 $(V_{DD} = 5 V, V_{OUT} = 1.5 V, SiC401A)$

www.vishay.com 10


For technical questions, contact: powerictechsupport@vishay.com

Document Number: 63835 S12-2109-Rev. C, 03-Sep-12





SiC401A, SiC401BCD Vishay Siliconix


ELECTRICAL CHARACTERISTICS




Load Regulation - P-Save (V_{DD} = 3.3 V, V_{OUT} = 1.5 V, SiC401A)










Load Regulation vs. Temperature - P-Save (V_{DD} = 5 V, V_{OUT} = 1.5 V, SiC401A)





Document Number: 63835 For technical questions, contact: <u>powerictechsupport@vishay.com</u> S12-2109-Rev. C, 03-Sep-12


Vishay Siliconix




ELECTRICAL CHARACTERISTICS









Power-Save Mode $(V_{DD}=5~V,~V_{IN}=12~V,~V_{OUT}=1.5~V,~I_{OUT}=0~A,~SiC401A)$






 $\label{eq:vdv} \begin{array}{l} \mbox{Power-Save Mode} \\ \mbox{(V}_{DD} = 5 \mbox{ V}, \mbox{ V}_{IN} = 12 \mbox{ V}, \mbox{ V}_{OUT} = 1.5 \mbox{ V}, \mbox{ I}_{OUT} = 0 \mbox{ A}, \mbox{ SiC401B}) \end{array}$



Forced Continuous Mode (V_{DD} = 5 V, V_{IN} = 12 V, V_{OUT} = 1.5 V, I_{OUT} = 15 A, SiC401B)




Transient Response - P-Save Load Falling (V_{DD} = 5 V, V_{IN} = 12 V, V_{OUT} = 1.5 V, I_{OUT} = 11 A to 0 A, SiC401B, dl/dt = 1 A/µs)




Vishay Siliconix

ELECTRICAL CHARACTERISTICS




Transient Response - FCM


(V_{DD} = 5 V, V_{IN} = 12 V, V_{OUT} = 1.5 V, I_{OUT} = 0 A to 11 A, SiC401B, dl/dt = 1 A/\mu s)




Over Temperature Shutdown at 133.4 °C (V_{IN} = 12 V, V_{OUT} = 1.5 V, I_{OUT} = 0 A, LDO Mode, SiC401B)



Transient Response - P-Save Load Rising $(V_{DD} = 5 V, V_{IN} = 12 V, V_{OUT} = 1.5 V, I_{OUT} = 0 A to 11 A, SiC401A, dl/dt = 1 A/µs)$





(100mV/div) (4A/div) (5V/div) (5V/div) (5V/div) (5V/div)

Transient Response - P-Save Load Falling (V_{DD} = 5 V, V_{IN} = 12 V, V_{OUT} = 1.5 V, I_{OUT} = 11 A to 0 A, SiC401A, dl/dt = 1 A/µs)

Vishay Siliconix

OPERATIONAL DESCRIPTION

Device Overview

The SiC40 1A/B is a step down synchronous DC/DC buck co nverter with i ntegrated power MOSFETs and a 200 mA capable programmable LDO. The device is capable of 15 A ope ration at very high efficiency. A space saving 5×5 (mm) 32- pin package is used. The programmable operating frequency of up to 1 MHz enables optimizing the configuration for PCB area and efficiency.

The buck controller uses a pseudo-fixed frequency adaptive on-time con trol. This con trol method al lows fast transient igponse which permits the use of smaller output capacitors.

Input Voltage Requirements

The SiC4 01A/B requires two input t supplies for normal operation: V_{IN} and V_{DD}. V_{IN} operates over a wide range from 3 V to 17 V. V_{DD} requires a 3 V to 5.5 V supply input that can be a n external source or the internal LDO configured to supply 3 V to 5.5 V from V_{IN}.

Power Up Sequence

When the SiC401A/B uses an external power source at the V_{DD} pin, the switching regulator initiates the start up when V_{IN} , V_{DD} , and EN/PSV are above their respective thresholds. When EN/PSV is at logic high, V_{DD} needs to be applied after V_{IN} rises. It is also recommend ed to use a 10 Ω resistor between an external power source and the V_{DD} pin. To start up by using the EN/PSV pin when both V_{DD} and V_{IN} are above their respective thresholds, apply EN/PSV to e nable the start-up p rocess. For SiC401A/B in self-bi ased mode, refer to the LDO section for a full description.

Shutdown

The SiC401A/B can be sh ut-down by pulling either V_{DD} or EN/PSV below its threshold. When using an external power source, it is recommended that the V_{DD} voltage ramps down before the V_{IN} voltage. When V_{DD} is active and EN/PSV at logic low, the output voltage discharges into the V_{OUT} pin through an internal FET.

Pseudo-Fixed Frequency Adaptive On-Time Control

The PW M control method u sed by the SiC 401A/B is pseudo- fi xed freq uency, ad aptive on-time, as shown in figure 1. The ripple voltage generated at the output capacitor ESR is used as a PWM ramp signal. This ripple is used to trigger the on-time of the controller.






Figure 1 - Output Ripple and PWM Control Method

The adaptive on-time is determined by an internal one- shot timer. When the one-shot is triggered by the output ripple, the device se nds a si ngle on -time p ulse t o th e high-sid e MOSFET. The pulse period is determined by V_{OUT} and V_{IN} ; the pe riod is proportional to o utput vo Itage and in versely proportional to input voltage. With this adaptive on-time arrangement, the device automatically anticipates the on-time ne eded to regul ate V _{OUT} for the present V _{IN} condition and at the selected frequency.

The advantages of adaptive on-time control are:

- Predictable operating fre quency comp ared to other variable frequency methods.
- Reduced compon ent count by el iminating th e error amplifier and compensation components.
- Reduced component count by removing the need to sense and control inductor current.
- Fast transient response the response time is controlled by a fast comparator instead of a typically slow error amplifier.
- Reduced o utput cap acitance du e to fast transient response.

One-Shot Timer and Operating Frequency

The one-shot timer operates as shown in figure 2. The FB Comparator output g oes h igh when V _{FB} is less than the internal 600 mV reference. This feeds into the gate drive and turns on the high-side MOSFET, and also starts the one-shot timer. The one-shot timer uses an internal comparator and a capacitor. One comparator input is connected to V_{OUT}, the other input is connected to the capacitor. When the on-time begins, the in ternal capa citor charges from zero vol ts through a current which is proportional to V_{IN}. When the capacitor voltage reaches V_{OUT}, the on-time is completed and the high-side MOSFET turns off.






Figure 2 - On-Time Generation

This method automatically produces an on-time that is proportional to V_{OUT} and inversely proportional to V_{IN} . Under steady-state conditions, the switching frequency can be determined from the on-time by the following equation.

$$f_{SW} = \frac{V_{OUT}}{t_{ON} \times V_{IN}}$$

The SiC401A/B uses an external resistor to set the ontime which ind irectly sets the frequency. The on-time can be programmed to provide operating frequency up to 1 MHz using a resistor between the t_{ON} pin and ground. The resistor value is selected by the following equation.

$$R_{ton} = \frac{k}{25 \text{ pF x f}_{SW}}$$

The constant, k, equals 1, w hen V_{DD} is greater than 3.6 V. If V_{DD} is less than 3.6 V and V_{IN} is greater than (V_{DD} -1.75) x 10, k is shown by the following equation.

$$k = \frac{(V_{DD} - 1.75) \times 10}{V_{IN}}$$

The maximum RTON value allowed is shown by the following equation.

$$R_{ton_MAX} = \frac{V_{IN_MIN}}{15 \ \mu A}$$

VOUT Voltage Selection

The switcher output voltage is regulated by comparing V_{OUT} as seen through a resistor divider at the FB pin to the internal 600 mV reference voltage, see figure 3.




Figure 3 - Output Voltage Selection

Note that this control method regulates the valley of the output ripple voltage , n ot the DC value. The DC output voltage V_{OUT} is offset by the output ripple according to the following equation.

$$V_{OUT} = 0.6 \ x \left(1 + \frac{R_1}{R_2}\right) + \left(\frac{V_{RIPPLE}}{2}\right)$$

When a large capacitor is placed in parallel with R1 (C_{TOP}) V_{OUT} is shown by the following equation.

$$V_{OUT} = 0.6 \ x \left(1 + \frac{R_1}{R_2}\right) + \left(\frac{V_{\text{RIPPLE}}}{2}\right) x \sqrt{\frac{1 + (R_1 \omega C_{\text{TOP}})^2}{1 + \left(\frac{R_2 \ x \ R_1}{R_2 + R_1} \omega C_{\text{TOP}}\right)^2}}$$

Enable and Power-Save Inputs

The EN/PSV input is used to enable or disable the switching regulator. When EN/PSV is low (grounded), the switching regulator is off and in its lowe st power state. When off, the output of the switching regulator soft-discharges the output into a 15 Ω internal resistor via the V_{OUT} pin. When EN/PSV is allowed to float, the pin voltage will float to 33 % of the voltage at V $_{DD}$. The switching regulator turns on with power-save disabled and all switching is in forced continuous mode.


When EN/PSV is high (above 44 % of the voltage at V_{DD}), the switching regulator turns on with power-save enabled. The Si C401A/B P-Save operation re duces the switching frequency according to the I oad for in creased efficiency at light load conditions.

Forced Continuous Mode Operation

The Si C401A/B o perates the switcher i n FCM (Forced Continuous Mode) by floating the EN/PSV pin (see figure 4). In this mode one of the power MOSFETs is always on, with no in tentional d ead time o ther than to avoid cross-conduction. This feature results in uniform frequency across the full load range with the trade-off being poor efficiency at light loads due to the hi gh-frequency switching of the MOSFETs. DH is gate signal to drive upper MOSFET. DL is lower gate signal to drive lower MOSFET



Vishay Siliconix




DL drives high when on-time is completed. DL remains high until V_{FB} falls to the FB threshold.

Figure 4 - Forced Continuous Mode Operation

Ultrasonic Power-Save Operation (SiC401A)

The SiC 401A provides ul trasonic pow er-save operation at light loads, with the minimum operating frequency fixed at slightly und er 25 kHz. This is accomplish ed by using an internal timer that monitors the time between consecutive high-side gate pulses. If the time exceeds 40 µs, DL drives high to turn the low-side MOSFET on. This draws current from V_{OUT} through the inductor, forcing both V_{OUT} and V_{FB} to fall. When V_{FB} drops to the 600 mV threshdd, the next DH (the drive signal for the high side FET) on-time is trigg ered. After the on-time is completed the high -side MOSFET is turned off and the low-side MOSFET turns on. The low-side MOSFET remains on until the in ductor current ramps down to zero, at which point the low-side MOSFET is turned off. Because the o n-times are forc ed to occur at interval s n o greater than 40 µs, the freque ncy will not fall far below 25 kHz. Figure 5 shows ultrasonic power-save operation.



Power-Save Operation (SiC401B)

The SiC401B provides power-save operation at light loads with n o min imum op erating freque ncy. Wi th po wer-save enabled, the internal zero crossing comparator monitors the inductor current via the voltage across the low-side MOSFET during the o ff-time. If the inductor current falls to zero for 8 c onsecutive switching cycles, the controller enters MOSFET on each subs equent cycle provided that the power-save operation. It will turn off the low-side MOSFET on each subsequent cycle provided that the current crosses zero. At this time both MOSFETs remain off until V_{FB} drops to the 600 mV threshold. Because the MOSFETs are off, the load is supplied by the output capacitor.

If the inductor current does not reach zero on any switching cycle, the controller immedi ately exits power-save and returns to forced continuous mode.

Figure 6 shows power-save operation at light loads.




Figure 6 - Power-Save Mode

Smart Power-Save Protection

Active loads may leak current from a higher voltage into the switcher output. Under light load conditions with power-save enabled, this can force VOUT to slowly rise and reach the over-voltage threshold, resulting in a hard shut-down. Smart power-save prevents this condition. When the FB vol tage exceeds 10 % abo ve nominal, the device immediately disables po wer-save, and DL drives h igh to turn on the low-side MOSFET. This draws current from V_{OUT} through the inductor and causes V_{OUT} to fall. When V_{FB} drops back to the 600 mV trip point, a normal toN switching cycle begins. This method pre vents a ha rd OVP sh ut-down a nd a lso cycles energy from V $_{\rm OUT}$ back to V $_{\rm IN}$. It also minimizes operating power by avoid ing fo rced co nduction mode operation. Figure 7 shows typical waveforms for the Smart Power Save feature.

Figure 5 - Ultrasonic Power-Save Operation

Document Number: 63835 S12-2109-Rev. C, 03-Sep-12







Figure 7 - Smart Power-Save

SmartDrive[™]

For each DH pulse, the DH driver initially turns on the high side MOSFET at a lo wer speed, allowing a softer, smoo th turn-off of the low-side diode. Once the diode is off and the LX voltag e has risen 0.5 V a bove P _{GND}, th e SmartDrive circuit a utomatically drives the h igh-side MOSFET on at a rapid rate. This techn ique reduces switching losses while maintaining high efficiency and al so avoids the ne ed for snubbers for the power MOSFETs.

Current Limit Protection

The device features programmable current limiting, which is accomplished by using the R_{DS-ON} of the lower MOSFET for current sensing. The current limit is set by RILIM resistor. The R_{ILIM} resistor connects from the I_{LIM} pin to the LXS pin which is also the drain of the low-side MOSFET. When the low-side MOSFET is on, an internal ~ 10 µA current flows from the ILIM pin and through the RILIM resistor, creating a voltage drop across the resistor. While the low-side MOSFET is on, the inductor current flows thr ough it and creates a voltage across the R DS-ON. The voltage across the MOSFET is negative with respect to ground. If this MOSFET voltage drop exceeds the voltage across R_{II IM}, the voltage at the I_{I IM} pin will be ne gative and current limit will activate. The current limit then keeps the low-side MOSFET on and will not allow another high-side on-time, un til the current in the I ow-side MOSFET reduces enough to bring the ILIM voltage back up to zero. This method regulates the inductor valley current at the level shown by ILIM in figure 8.



SiC401A, SiC401BCD

Vishay Siliconix

Setting the vall ey current limit to 15 A results in a pe ak inductor current of 15 A plus peak ripple current. In this situation, the average (load) current through the inductor is 15 A plus one-half the peak-to-peak ripple current.

The in ternal 10 $\,\mu A$ current source is tempe rature compensated at 4100 ppm in order to provide tracking with the R_{DS-ON}.

The R_{ILIM} value is calculated by the following equation.

 $R_{ILIM} = 263 \times I_{LIM} \times [0.112 \times (5 \text{ V} - \text{V}_{DD}) + 1]$

When selecting a value for R_{ILIM} be sure not to exceed the absolute maximum voltage value for the I_{LIM} pin. Note that because the low-side MOSFET with low R_{DS-ON} is used for current sen sing, the PCB layout, so lder connections, and PCB connection to the LX nod e must be done carefully to obtain good results. R_{ILIM} should be connected directly to LXS (pin 28).

Soft-Start of PWM Regulator

SiC401A/B has a programmable soft-start time th at is controlled by an external capacitor at the SS pin. After the controller meets both UVLO and EN/PSV th resholds, the controller has a n i nternal cu rrent source of 3 μ A flowing through the SS pin to charge the capacitor. During the start up process (figure 9), 50 % of the voltage at the SS pin is used as the reference for the FB comparator. Th $\,$ e PWM comparator issues an on-time pulse when the voltage at the FB pin is less than 40 % of the SS pin. As a result, the output voltage follows the SS voltage. The output voltage reaches and ma intains regulation when n th e so ft start voltage is \geq 1.5 V. Th e time between the first LX pul se and V_{OUT} reaching regulation is the s oft-start time (t $_{SS}$). The calculation for the soft-start time is shown by the following equation.

$$t_{SS} = C_{SS} \times \frac{1.5 \text{ V}}{3 \mu \text{A}}$$

The vo Itage at the SS pin continues to ramp u p and eventually equals 64 % of V_{DD}. After the soft start completes, the FB pin voltage is compared to an internal reference of 0.6 V. The delay time between the V_{OUT} regulation point and P_{GOOD} going high is shown by the following equation.

 $t_{PGOOD\text{-}DELAY} = \frac{C_{SS} \text{ x } (0.64 \text{ x } \text{V}_{DD} \text{ - } 1.5 \text{ V})}{3 \text{ } \mu \text{A}}$

For technical questions, contact: powerictechsupport@vishay.com

www.vishay.com 17



Vishay Siliconix




Figure 9 - Soft-start Timing Diagram

Pre-Bias Start-Up

The SiC401A/B can start up normally even when there is an existing output voltage present. The soft start time is still the same as normal start up (when the output voltage starts from zero). The output voltage starts to ramp up when 40 % of the voltage at SS pi n mee ts the exi sting FB vol tage I evel. Pre-bias startup i s achi eved by turning off the I ower gate when the in ductor current fa IIs bel ow zero. Th is method prevents the output voltage from discharging.

Power Good Output

The P _{GOOD} (p ower good) o utput is an op en-drain output which requires a pull-up resistor. When the voltage at the FB pin is 10 % below the nominal voltage, P_{GOOD} is pulled low. It is held low until the output voltage returns above - 8 % of nominal.

 P_{GOOD} will transition low if the V $_{FB}$ pin exceeds + 20 $\,\%$ of nominal, which is also the over-voltage shutdown threshold. P_{GOOD} also pulls low if the EN/PSV pin is low when V_{DD} is present.

Output Over-Voltage Protection

Over-voltage pr otection be comes active as so on a s the device is enabled. The threshold is set at 600 mV + 20 % (720 mV). When V_{FB} exceeds the OVP threshold, DL latches high and the low-side MOSFET is turned on. DL remains high and the controller remains off, until the EN/PSV input is toggled or V_{DD} is cycled. There is a 5 μ s delay built into the OVP detector to prevent false transitions. P_{GOOD} is also low after an OVP event.

Output Under-Voltage Protection

When V _{FB} falls 25 % be low its nomin al vol tage (falls to 450 mV) for eight consecutive clock cycles, the switcher is shut off and the DH and DL drives are pulled low to tristate the MOSFETs. The controller stays off until EN/PSV is toggled or V_{DD} is cycled.

V_{DD} UVLO, and POR

UVLO (Under-Voltage Lock-Out) circu itry inhibits switching and tri-states the DH/DL drivers until V_{DD} rises above3 V. An internal POR (Power-On Reset) occurs when V_{DD} exceeds 3 V, which resets the fault latch and a soft-start counter cycle begins which prepares for soft-start. The SiC401A/B then begins a soft-start cycle. The PWM will shut off if V_{DD} falls below 2.4 V.

LDO Regulator

SiC401A/B has an op tion to bi as the switcher b y using an internal LDO from V_{IN}. The LDO output is connected to V_{DD} internally. The output of the LDO is programmable by using external resistors from the V_{DD} pin to A_{GND} (see figure 10). The feedback pin (FBL) for the LDO is regulated to 750 mV.




Figure 10- LDO Output Voltage Selection

The LDO output voltage is set by the following equation.

$$V_{LDO} = 750 \text{ mV x} \left(1 + \frac{R_{LDO1}}{R_{LDO2}} \right)$$

A minimum capa citance of 1 μ F referenced to A_{GND} is normally required at the output of the LDO for stability. Note that if the LDO vo Itage is set lower than 4.5 V, the minimum output capacitance for the LDO is 10 μ F.

LDO ENL Functions

The ENL input is used to e nable/disable the internal LDO. When ENL is a logic low, the LDO is off. When ENL is above the V $_{\rm IN}$ U VLO threshold, the LDO is en abled and the switcher is also enabled if the EN/PSV and VDD are above their threshold. The table below summarizes the function of ENL and EN/PSV pins.

EN/PSV	ENL	LDO	Switcher
Disabled	Low, < 0.4 V	Off	Off
Enabled	Low, < 0.4 V	Off	On
Disabled	1 V < High < 2.6 V	On	Off
Enabled	1 V < High < 2.6 V	On	Off
Disabled	High, > 2.6 V	On	Off
Enabled	High, > 2.6 V	On	On

The ENL pin also acts as the switcher under-voltage lockout for the V_{IN} supply. When SiC401A/B is self-biased from the LDO and runs from the V_{IN} power source only, the V_{IN} UVLO



feature can be used to prevent false UV faults for the PWM output by programming with a resistor divider at the V_{IN}, ENL and A _{GND} pi ns. Whe n SiC4 01A/B has a n external bia s voltage at V_{DD} and the ENL pin is used to program the V_{IN} UVLO feature, the voltage at FBL n eeds to be higher than 750 mV to force the LDO off.

Timing is important when driving ENL with logic and not implementing V_{IN} UVLO. The ENL pin must transition from high to low within 2switching cycles to avoid the PWM output turning off. If ENL goes below the V_{IN} UVLO th reshold and stays above 1 V, then the switcher will turn off but the LDO will remain on.


LDO Start-up

Before start-up, the LDO checks the status of the following signals to ensure proper operation can be maintained.

- 1. ENL pin
- 2. V_{LDO} output

When the ENL pin is high and VIN is above the UVLO point, the LDO will begin start-up. During the initial phase, when the V_{DD} voltage (which is the LD O output voltage) is less than 0.75 V, the LDO initiates a current-limited start-up (typically 65 mA) to charge the output capacitors while protecting from a short circuit event. When V_{DD} is greater than 0.75 V but still less than 90 % of its final value (as sensed at the FBL pin), the LDO current limit is increased to ~1 15 mA. When V_{DD} has reached 90 % of the final value (as sensed at the FBL pin), the LDO current limit is increased to ~ 200 mA and the LDO output is guickly driven to the nominal value by the internal LDO regulator. It is recommend ed that during LDO start-up to h old the PW M switching off un til the LDO has reached 90 % of the fin al value. This prevents overloading the current-limited LDO output during the LDO start-up. Due to the initial current limitations on the LDO during power up (figure 11), any external load attached to the V_{DD} pin must be limited to less than the start up current before the LDO

has reached 90 % of its final regulation value.



LDO Switch-Over Poeration

The SiC401A/B includes a switch-over function for the LDO. The switch-over function is designed to increase efficiency by using the more efficient DC/DC converter to power the LDO output, avoiding the less efficient LDO regulator when possible. The switch-over function connects the V _{DD} pin directly to the V _{OUT} pin using an internal switch. When the switch-over is complete the LDO is turned off, which results in a power saving s and maximizes efficiency. If the LDO

output is used to bias the SiC401A/B, then after switch-over the device is self-powered from the switching regulator with the LDO turned off.

The switch-over starts 32 switching cycles after P $_{GOOD}$ output goes high. The voltages at the V_{DD} and V_{OUT} pins are then compared; if the two voltages are within ± 300 mV of each other, the V_{DD} pin connects to the V_{OUT} pin using an internal switch, and the LDO is turned off. To avoid unwanted switch-over, the minimum difference between the voltag es for V_{OUT} and V_{DD} should be ± 500 mV.

It is not recommended to use the switch-over feature for an output voltage less than V $_{\text{DD}}$ UVLO th reshold since the SiC401A/B is not operational below that threshold.

Switch-Over MOSFET Parasitic Diodes

The switch-over MOSFET contains parasitic diodes that are inherent to its construction, as sho wn in figure 12. If the voltage at the V $_{OUT}$ pin is hig her than V $_{DD}$, then t he respective diode will turn on and the current will flow through this diode. This has the potential of damaging the device. Therefore, V_{OUT} must be less than V_{DD} to prevent damaging the device.




Figure 12 - Switch-over MOSFET Parasitic Diodes

Design Procedure

When de signing a switch mo de supp ly the input voltage range, load current, switching frequency, and inductor ripple current must be specified.

The maximum input voltage (V_{IN max.}) is the highest specified input voltage. The min imum i nput voltage (V_{IN min.}) is determined by the lo west input voltage after evaluating the voltage drops due to connectors, fuses, switches, and PCB traces.

The following parameters define the design:

- Nominal output voltage (V_{OUT})
- Static or DC output tolerance
- Transient response
- Maximum load current (I_{OUT})

There are two values of load current to evaluate - continuous load current and peak load current. Continuous load current relates to thermal stresses which d rive the selection of the in ductor and in put capaci tors. Peak loa d current determines instantaneous component stresses and filtering requirements such as inductor saturation, output capacitors, and design of the current limit circuit.

The following values are used in this design:

• $V_{IN} = 12 V \pm 10 \%$

 Document Number: 63835
 For technical questions, contact: powerictechsupport@vishay.com www.vishay.com
 19

 S12-2109-Rev. C, 03-Sep-12
 This document is subject to change without notice.
 19



• V_{OUT} = 1.5 V ± 4 %

Vishay Siliconix

- f_{SW} = 300 kHz
- Load = 15 A max.

Frequency Selection

Selection of the swi tching freq uency re quires making a trade-off between the size and cost of the external filter components (inductor and output capacitor) and the power conversion efficiency.

The desired switching frequency is 300 kHz which results from using component selected for optimum size and cost. A resistor (R_{tON}) is used to program the on-time (indirectly setting the frequency) using the following equation.

$$R_{ton} = \frac{k}{25 \text{ pF x } f_{SW}}$$

To select $R_{tON},$ use the maximum value for $V_{IN},$ and for t_{ON} use the value associated with maximum $V_{IN}.$

$$t_{ON} = \frac{V_{OUT}}{V_{INmax.} \times f_{SW}}$$

Substituting for R_{tON} results in the following solution.

 $R_{tON} = 133.3 \text{ k}\Omega$, use $R_{tON} = 130 \text{ k}\Omega$.

Inductor Selection

In order to determine the inductance, the ripple current must first be defined. Low inductor values result in smaller size but create hi gher ripple current which can reduce efficien cy. Higher inductor values will reduce the ripple current/voltage and for a given DC resistance are more efficien t. However, larger inductance translates directly into larger packages and higher cost. Co st, size, output ripple, and efficiency are a ll used in the selection process.

The ripp le current will also set the boun dary for P_{Save} operation. The switching will typ ically enter P_{Save} mode when the load current decreases to 1/2 of the ripple current. For example, if ripple current is 4 A then P_{Save} operation will typically start for loads less than 2 A. If ripple current is set at 40 % of maximum bad current, then P_{Save} will start for loads less than 20 % of maximum current.

The inductor value is typically selected to provide a rippl e current that is between 25 % to 50 % of the maximum load current. This provides a n optimal trade-off betwe en cost, efficiency, and transient performance.

During the on-time, voltage across the inductor is (V_{IN} - V_{OUT}). The equation for determining inductance is shown next.

$$L = \frac{(V_{IN} - V_{OUT}) \times t_{ON}}{I_{RIPPLE}}$$

Example

In this e xample, the i nductor rip ple current is set equ al to 30 % of the maximum load current. Thus ripple current will be

30 % x 15 A or 4.5 A. To $\,$ find the min imum ind uctance needed, use the $\,$ V $_{IN}$ and t $\,_{ON}$ values that correspond to $\,$ V $_{INmax.}$

$$L = \frac{(13.2 - 1.5) \text{ x } 379 \text{ ns}}{4.5 \text{ A}} = 0.99 \text{ } \mu\text{H}$$

A slightly larger value of 1 μH is selected. This will decrease the maximum I_{RIPPLE} to 4.43 A.

Note that the inductor must be rated for the maximum DC load current plus 1/2 of the ripple current.

The ripple current under minimum V $_{\rm IN}$ con ditions is a lso checked using the following equations.

$$t_{ON_VINmin.} = \frac{25 \text{ pF x R}_{tON x VOUT}}{V_{INmin.}} = 451 \text{ ns}$$

$$I_{RIPPLE} = \frac{(V_{IN} - V_{OUT}) \text{ x toN}}{L}$$

$$I_{RIPPLE_VINmin.} = \frac{(10.8 - 1.5) \text{ x 451 ns}}{1 \text{ }\mu\text{H}} = 4.19 \text{ A}$$

Capacitor Selection

The output ca pacitors are chosen ba sed upon required ESR and cap acitance. The maximum ESR requirement is controlled by the output ripple requirement and the DC tolerance. The output voltage has a DC value that is equal to the valley of the output ripple plus 1/2 of the peak-to-peak ripple.

A change in the output ripple voltage will lead to a change in DC voltage at the output.

The design goal for output voltage ripple is 3% of 1.5 V or 45 mV. The maximum ESR value allowed is shown by the following equations.

$$\text{ESR}_{\text{max.}} = \frac{\text{V}_{\text{RIPPLE}}}{\text{I}_{\text{RIPPLEmax.}}} = \frac{45 \text{ mV}}{4.43 \text{ A}}$$
$$\text{ESR}_{\text{max}} = 10.2 \text{ m}\Omega$$

The output capacitance is usually chosen to meet transient requirements. A worst-case load release, from maximum load to no load at the exact moment when inductor current is at the peak, determines the required capacitance. If the load release is i nstantaneous (load changes from maximum to zero in < 1 μs), the output capacitor must absorb all the inductor's stored energy. This will cause a peak voltage on the capacitor according to the following equation.

$$C_{OUT_min.} = \frac{L (I_{OUT} + \frac{1}{2} \times I_{RIPPLEmax.})^2}{(V_{PEAK})^2 - (V_{OUT})^2}$$

Assuming a peak voltage V_{PEAK} of 1.65 V (150 mV rise upon load rele ase), and a 15 A load rele ase, the required capacitance is shown by the next equation.

www.vishay.com 20



$$C_{OUT_min.} = \frac{1 \ \mu H \ (10 + \frac{1}{2} \times 4.43)^2}{(1.65)^2 - (1.5)^2}$$

C_{OUT_min.} = 316 \ \mu F

During the load release time, the voltage cross the inductor is approximately - V_{OUT}. This causes a down-slope or falling di/dt in the inductor. If the load dl/dt is not much faster than the dl/dt of the inductor, then the inductor current will tend to track the falling load current. This will reduce the excess inductive energy that must be ab sorbed by the o utput capacitor; therefore a smaller capacitance can be used.

The following can be used to calculate the needed capacitance for a given dI_{LOAD}/dt .

Peak inductor current is shown by the next equation.

 $I_{LPK} = I_{max} + 1/2 \times I_{RIPPLEmax}$

 $I_{I PK} = 10 + 1/2 \times 4.43 = 12.215 \text{ A}$

Rate of change of load current = $\frac{dI_{LOAD}}{dt}$

I_{max.} = maximum load release = 15 A

$$C_{OUT} = I_{LPK} \times \frac{L \times \frac{I_{LPK}}{V_{OUT}} - \frac{I_{max.}}{dI_{LOAD}} \times dt}{2 (V_{PK} - V_{OUT})}$$

Example

$$\frac{dI_{LOAD}}{dt} = \frac{2.5 \text{ A}}{1 \text{ }\mu\text{s}}$$

This would cause the output current to move from 15 A to 0 A in 4 µs, g iving the min imum o utput ca pacitance requirement shown in the following equation.

$$C_{OUT} = 12.215 \text{ x} \frac{1 \ \mu\text{H x}}{2} \frac{12.215}{1.5} - \frac{10}{2.5} \text{ x} 1 \ \mu\text{s}}{2 \ (1.65 - 1.5)}$$

Note that C $_{OUT}$ is much small er in this exa mple, 169 μ F compared to 316 µF based on a worst case load release. To meet the two de sign criteria o f minimum 3 16 µF and maximum 10.2 m Ω ESR, select one capacitor of 330 μ F and $9 \text{ m}\Omega \text{ ESR}.$

Stability Considerations

Unstable o peration is p ossible wi th ada ptive o n-time controllers, and usually takes the form of doub le-pulsing or ESR loop instability.

Double-pulsing occurs due to switching noise seen at the FB input or because the FB ripple voltage is too low. This causes the FB compa rator to trigger prematurely after the 250 ns minimum off-time has expired. In extreme case s the noise can cause three or more successive on -times. Do ublepulsing will result in higher ripple voltage at the output, but in

SiC401A, SiC401BCD

Vishay Siliconix

most applications it wil I not affect operation. This form of instability can usually be avoided by providing the FB pin with a smooth, clean ripple signal that is at least 10 mVp-p, which may dictate the need to increa se the ESR of the output capacitors. It is also imperative to provid e a proper PCB layout as discussed in the Layout Guidelines section.

Another way to eliminate doubling-pulsing is to add a small (~ 10 pF) capacitor across the up per feedback resistor, as shown in figure 13. This capacitor should be left unpopulated until it can be confirmed that double-pulsing exists. Adding the C_{TOP} capacitor will couple more rip ple into FB to help eliminate the problem. An optional connection on the PCB should be available for this capacitor.




Figure 13 - Capacitor Coupling to FB Pin

ESR lo op i nstability is caused by in sufficient ESR. The details of this stabi lity issue are discussed in the ESR Requirements section. The b est me thod for checking stability is to apply a zero-to-full load transient and observe the output voltage ripple envelope for overshoot and ringing. Ringing for more than one cycle after the initial step is an indication that the ESR should be increased.

ESR Requirements

A minimum ESR is required for two reasons. One reason is to g enerate en ough o utput rip ple voltage to provide 10 mVp-p at the FB pin (after the resistor divider) to avoid double-pulsing.

The second reason is to prevent instability due to insufficient ESR. The on-time control regulates the valley of the output ripple vo ltage. This ripp le vol tage is the sum of the two voltages. One is the ripple generated by the ESR, the other is the rip ple d ue to capa citive chargi ng an d discha rging during the switching cycle. For most applications the minimum ESR ripp le voltage is dominated by the output capacitors, typically SP or POSCAP devices. For stabilitythe ESR zero of the ou tput ca pacitor shou ld be lowe r than approximately on e-third t he switchin g freg uency. The formula for minimum ESR is sh own by the foll owing equation.

$$\text{ESR}_{\text{min.}} = \frac{3}{2 \text{ x } \pi \text{ x } \text{C}_{\text{OUT}} \text{ x } \text{f}_{\text{SW}}}$$

$$\frac{1}{2 \times \pi \times C_{OUT} \times f_{SW}}$$

21

THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000

Vishay Siliconix

Using Ceramic Output Capacitors

When the system is using high ESR value capac itors, the feedback voltage ripple lags the phase node voltage by 90°. Therefore, the converter is easily sta bilized. When the system is using ceramic output capacitors, the ESR value is normally too small to meet the a bove ESR criteria. As a result, the fee dback voltage ripple is 180° from the phase node and behaves in an unstable manner. In this application it is necessary to add a small virtual ESR n etwork that is composed of two capacitors and one resistor, as shown in figure 14.




Figure 14 - Virtual ESR Ramp Current

The ripple voltage at FB is a superposition of two voltage sources: the voltage across C $_{\rm L}$ and output ripple voltage. They are defined in the following equations.

$$V_{CL} = \frac{I_{L} \times DCR (s \times L/DCR + 1)}{S \times R_{L} \times C_{L} + 1}$$
$$\Delta V_{OUT} = \frac{\Delta I_{L}}{8C \times f_{SW}}$$

Figure 15 shows the magnitude of the ripple contribution due to $\rm C_L$ at the FB pin.




Figure 15 - FB Voltage by C_L Voltage

It is shown by the following equation.

$$VFB_{CL} = V_{CL} \times \frac{(R_1//R_2) \times S \times C_C}{(R_1//R_2) \times S \times C_C + 1}$$



Figure 16 shows the magnitude of the ripple contribution due to the output voltage ripple at the FB pin.




Figure 16 - FB Voltage by Output Voltage

It is shown by the following equation.

$$/FB\Delta V_{OUT} = \Delta V_{OUT} \times \frac{R_2}{R_1 / (\frac{1}{S \times C_C} + R_2)}$$

The purpose of this network is to couple the inductor current ripple in formation i nto the feedback voltage such that the feedback voltage has 90 $^{\circ}$ phase lag to the switching node similar to the case of using standard high ESR capa citors. This is illustrated in figure 17.




Figure 17 - FB Voltage in Phasor Diagram

The magnitude of the feed back rip ple vo Itage, which is dominated by the contribution from C_L , is controlled by the value of R_1 , R_2 and C_C . If the corner frequency of $(R_1//R_2) \times C_C$ is too high, the rip ple magnitude at the FB pi n will be smaller, which can lead to double-pulsing. Conversely, if the corner frequ ency of $(R_1//R_2) \times C_C$ is too low, the ripp le magnitude at FB pi n will be higher. Since the Si C401A/B regulates to the valley of the ripple voltage at the FB pin, a high ripp le magnitude is undesirable a s it sign ificantly impacts the output voltage regulation. As a result, it is desirable to select a corner frequency for $(R_1//R_2) \times C_C$ to achieve e nough, but not excessive, ripple magnitude and phase margin. The component values for R_1 , R_2 , and C_C should be calculated using the following procedure.

Select C_L (typical 10 nF) and R_L to match with L and DCR time constant using the following equation.



$$R_{L} = \frac{L}{DCR \times C_{L}}$$

Select C_C by using the following equation.

$$C_C \approx \frac{1}{R_1 / / R_2} \times \frac{3}{2 \times \pi \times f_{SW}}$$

The resistor values (R_1 and R_2) in the voltage divider circuit set the V_{OUT} for the switcher. The typical value for C_C is from 10 pF to 1 nF.

Dropout Performance

The output voltage adju stment range for continuous conduction operation is limited by the fixed 250 ns (typical) minimum off-time of the one-shot. When working with low input voltages, the duty-factor limit must be calculated using worst-case values for on and off times.

The duty-factor limitation is shown by the next equation.

$$DUTY = \frac{t_{ON(min.)}}{t_{ON(min.)} \times t_{OFF(max.)}}$$

The inductor resistance and MOSFET on-state voltage drops must be included whe n pe rforming wo rst-case dropout duty-factor calculations.

System DC Accuracy (V_{OUT} Controller)

Three factors affect V_{OUT} accuracy: the trip point of the FB error comparator, the ripple voltage variation with line and load, and the external resistor tolera nce. The error comparator offset is trimmed so that under static conditions it trips when the feedback pin is 600 mV, 1 %.

The on -time pu lse from the SiC401A/B in the design example is ca lculated to give a pse udo-fixed frequency of 300 kH z. Some frequency variation with line and load is expected. This variation changes the output ripple voltage. Because adaptive on-time converters regulate to the valley of the output ripple, $\frac{1}{2}$ of the output ripple appears as a DC regulation error. For example, if the output ripple is 50 mV with VIN = 6 V, then the measured DC output will be 25 mV above the comparator trip point.

If the ripple increases to 80 mV with V $_{\rm IN}$ = 17 V, the n the measured DC ou tput will b e 40 mV ab ove the compa rator trip. The best way to minimize this effect is to minimize the output ripple.

The use of 1 % feedback resistors may result in up to 1 % error. If tighter DC accuracy is required, 0.1 % resistors should be used.


The output inductor value may change with current. This will change the o utput ripple and the refore will have a mino r effect on the DC output voltage. The output ESR also affects the output ripple and thus has a minor effect on the DC output voltage.

Switching Frequency Variation

The switching frequency varies with load current as a result of the power losses in the MOSFETs and DCR of the inductor. For a conventional PWM constant-freque ncy converter, as I oad increases the duty cycle also increases slightly to compensate for IR and switching I osses in the MOSFETs and inductor. An adaptive on-time converter must also compens ate for the same losses by increasing the effective duty cycle (more time is spent drawing energy from V_{IN} as losses increase). The on-time is essentially constant for a given V_{OUT}/V_{IN} combination, to offset the bases the off-time will tend to reduce slightly as load increases. The net effect is that switching frequency increases slightly with increasing load.

VISHAY,

SIC401 (2) (3) EVALUATION REF BOARD



Evaluation Board Schematic

For technical questions, contact: powerictechsupport@vishay.com

Document Number: 63835 S12-2109-Rev. C, 03-Sep-12





Vishay Siliconix


BIL	L OF MATER	ALS					
Qty.	Ref. Designator	PCB Footprint	Value	Voltage	Description	Part Number	Manufacturer
3	C6, C11, C14	SM0603	0.1 μF	50 V	CAP, 0.1 µF, 50 V, 0603	Generic Component	
3	C10, C20, C22	593D	68 µF	20 V	68 μF TAN, 20 V, 593D, 20 %	593D686X0020D2TE3	
1	C12	Radial	150 μF	35 V	CAP, Radial, 150 μF, 35 V	EU-FM1V151	
1	C13	SM0402	0.01 μF	50 V	CAP, 0.01 µF, 50 V, 0402	Generic Component	
1	C21	SM1206	10 μF	16 V	10 μF, 16 V.X7R.B, 1206	Generic Component	
3	C16, C17, C18	SM593D	330 µF	6.3 V	330 μF, 6.3 V, D	593D337X06R3E2	
2	C25, C30	SM0402	68 pF	50 V	CAP, 68 pF, 50 V, 0402	Generic Component	
2	C26, C27	SM0805	1 μF	10 V	4.7 μF, 10 V, 0805	Generic Component	
1	C28	SM0402	0.1 μF	10 V	CAP, 0.1 µF, 10 V, 0402	Generic Component	
1	C15	SM1210	2.2 μF	35 V	CAP, 2.2 µF, 35 V, 1210	GMK325BJ225MN	
1	C29	SM0603	3.3 nF	25 V	CAP, CER, 22 nF, 25 V	Generic Component	
1	L1	IHLP4040	1 μH	0	1 μH	IHLP4040DZER1R0M01	
4	M1, M2, M3, M4	0	0	0	Nylonon Standoff	8834	
8	P1, P2,P6, P7,P8, P9, P10, P11	Terminal	0	0	Test Points	1573-3	
1	R7	SM0603	0 Ω	50 V	Res, 0 Ω	Generic Component	
1	R8	SM0603	3.92K	50 V	Res, 12.4K, 0603	Generic Component	
1	R10	SM0603	5.11K	50 V	Res, 5.11K, 0603	Generic Component	
1	R13	SM0402	100 Ω	50 V	100 R, 50 V, 0402	Generic Component	
1	R14	SM0402	0 Ω	50 V	100 R, 50 V, 0402	Generic Component	
1	R15	SM0603	10K	50 V	Res, 10K, 50 V, 0603	Generic Component	
1	R23	SM0603	7.15K	50 V	Res, 5.11K, 0603	Generic Component	
1	R30	SM0603	130K	50 V	Res, 69.8K, 0603	Generic Component	
1	R39	SM0402	0 Ω	50 V	0 R, 50 V, 0402	Generic Component	
1	R52	SM0603	0 Ω	50 V	RES, 31.6K, 50 V, 0603	Generic Component	
1U	1	PowerPAK MLP55-32L	00		15A micro BUCK integrated Buck Regulator with Programmable LDO	SiC401ACD-T1-GE3/ SiC401BCD-T1GE3	
4	B1, B2, B3, B4	0	0	0	BANANA JACK	575-4	

Vishay Siliconix

PACKAGE DIMENSIONS







Top View

Side View

Bottom View

Dim.	Μ	lillimete	rs		Inches		Note
Dini.	Min.	Nom.	Max.	Min.	Nom.	Max.	Note
Α	0.70	0.75	0.80	0.027	0.029	0.031	
A1	0.00	-	0.05	0.00	-	0.002	8
A2		0.20 ref.		(0.008 ref	-	
b	0.20	0.25	0.30	0.078	0.098	0.110	4
D	5.00 BSC			0	0.196 BSC		
е	(0.50 BSC)	0.019 BSC			
E	ł	5.00 BSC)	0.196 BSC			
L	0.35	0.40	0.45	0.013	0.015	0.017	
N3	2		32			3	
Nd		8			8		3
Ne		8			8		3

Dim.	Ν	/lillimeter	s			
Dini.	Min.	Nom.	Max.	Min.	Nom.	Max.
D2-1	3.43	3.48	3.53	0.135	0.137	0.139
D2-2	1.00	1.05	1.10	0.039	0.041	0.043
D2-3	1.00	1.05	1.10	0.039	0.041	0.043
D2-4	1.92	1.97	2.02	0.075	0.077	0.079
D2-5		0.36			0.014	
E2-1	3.43	3.48	3.53	0.135	0.137	0.139
E2-2	1.61	1.66	1.71	0.063	0.065	0.067
E2-3	1.43	1.48	1.53	0.056	0.058	0.060
E2-4		0.45			0.018	

Note:

1. Use millimeters as the primary measurement.

2. Dimensioning and tolerances conform to ASME Y1 4.5M - 1994.

3. N is the number of terminals

Nd is the number of terminals in X-direction and

Ne is the number of terminals in Y-direction.

4. Dimensions applies to plated terminal and is measured between 0.20 mm and 0.25 mm from terminal tip.

5. The pin #1 identifier must be existed on the top surface of the package by using indentation mark or other feature of package body.

6. Exact shape and size of this feature is optional.

7. Package warpage max. 0.08 mm.


8. Applied only for terminals.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reli ability data for Sili con Technology and Package Reli ability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?63835.


www.vishay.com 26 Document Number: 63835 S12-2109-Rev. C, 03-Sep-12







PowerPAK[®] MLP55-32L CASE OUTLINE



Top View

Side View

Bottom View

		MILLIMETERS		INCHES			
DIM	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
А	0.80	0.85	0.90	0.031	0.033	0.035	
A1 ⁽⁸⁾	0.00	-	0.05	0.000	-	0.002	
A2		0.20 REF.			0.008 REF.		
b ⁽⁴⁾	0.20 0.25 0.30			0.078	0.098	0.011	
D		5.00 BSC			0.196 BSC		
е		0.50 BSC			0.019 BSC		
E	5.00 BSC				0.196 BSC		
L	0.35	0.40	0.45	0.013	0.015	0.017	
N ⁽³⁾		32		32			
Nd ⁽³⁾		88					
Ne ⁽³⁾		88					
D2 - 1	3.43	3.48	3.53	0.135	0.137	0.139	
D2 - 2	1.00	1.05	1.10	0.039	0.041	0.043	
D2 - 3	1.00	1.05	1.10	0.039	0.041	0.043	
D2 - 4	1.92	1.97	2.02	0.075	0.077	0.079	
E2 - 1	3.43	3.48	3.53	0.135	0.137	0.139	
E2 - 2	1.61	1.66	1.71	0.063	0.065	0.067	
E2 - 3	1.43	1.48	1.53	0.056	0.058	0.060	

Notes

1. Use millimeters as the primary measurement.

2. Dimensioning and tolerances conform to ASME Y14.5M. - 1994.

3. N is the number of terminals.

Nd is the number of terminals in X-direction and Ne is the number of terminals in Y-direction.

A Dimension b applies to plated terminal and is measured between 0.20 mm and 0.25 mm from terminal tip.

 $/ \Delta$ The pin #1 identifier must be existed on the top surface of the package by using indentation mark or other feature of package body.

6. Exact shape and size of this feature is optional.

A Package warpage max. 0.08 mm.

8 Applied only for terminals.



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, in cluding without t li mitation specia I, consequential or inc idental da mages, and (ii i) any and all I implied war ranties, including warra nties of fi tness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are b ased on Vishay's knowledge of typic al requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products f or a particular application. It is the customer's responsibility to validate th at a particular product with the properties described in the product specification is suitable f or use in a particular application. Parameters provided in datasheets and/or specifications may vary in different ap plications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or othe rwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not design ed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failu re of the Vishay product could result in personal injury or deat h. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Material Category Policy

Vishay Intertech nology, Inc. hereby certifies that all its products that are identified as RoHS-Compliant fulfill the definitions and rest rictions defined under Directive 2011/65/EU of The European Parliam ent and of the Cou ncil of June 8, 2011 on the restriction of the use of certain hazardous substances in electrical and electronic equipment (EEE) - recast, unless otherwise specified as non-compliant.

Please note that some Vishay documentation may still make reference to RoHS Directive 2002/95/EC. We confirm that all the products identified as being compliant to Directive 2002/95/EC conform to Directive 2011/65/EU.

Vishay Intertechnology, Inc. hereby certifies that all its products that are identified asHalogen-Free follow Halogen-Free requirements as per JEDEC JS709A standards. Please note that some Vishay documentation may still make reference to the IEC 61 249-2-21 definition. We confirm that all the pr oducts identified as being compliant to IEC 6 1249-2-21 conform to JEDEC JS709A standards.