

Document No.	
ECN No.	
Date of Issue	February 19, 1990
Status	Preliminary Specification
ACL Products	

74AC/ACT11828

10-wide buffer/line driver (3-State), INV

FEATURES

- 3-State buffers
- Output capability: ± 24 mA
- CMOS (AC) and TTL (ACT) voltage level inputs
- 50Ω incident wave switching
- Center-pin V_{CC} and ground configuration to minimize high-speed switching noise
- I_{CC} category: MSI

DESCRIPTION

The 74AC/ACT11828 high-performance CMOS devices combine very high speed and high output drive comparable to the most advanced TTL families.

The 74AC/ACT11828 device is a 10-wide buffer/line driver and provides high performance bus interface buffering for wide data/address paths or busses carrying parity. It has NOR Output Enables (OE_0 , OE_1) for maximum control flexibility.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS		TYPICAL		UNIT
		$T_{amb} = 25^\circ C$; GND = 0V; $V_{CC} = 5.0V$		AC	ACT	
t_{PLH}/t_{PHL}	Propagation delay A_n to \bar{Y}_n	$C_L = 50\text{pF}$		5.7	6.8	ns
C_{PD}	Power dissipation capacitance per buffer ¹	$f = 1\text{MHz}$;	Enabled	37	37	pF
		$C_L = 50\text{pF}$	Disabled	11	11	
C_{IN}	Input capacitance	$V_I = 0V$ or V_{CC}		4.5	4.5	pF
C_{OUT}	Output capacitance	$V_O = 0V$ or V_{CC} ; Disabled		12	12	pF
I_{LATCH}	Latch-up current	Per Jedec JC40.2 Standard 17		500	500	mA

Note:

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}^2 \times f_I + \sum (C_L \times V_{CC}^2 \times f_O)$$

where:
 f_I = input frequency in MHz, C_L = output load capacitance in pF,


f_O = output frequency in MHz, V_{CC} = supply voltage in V,

$\sum (C_L \times V_{CC}^2 \times f_O)$ = sum of outputs


ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE
28-pin plastic DIP (300mil-wide)	-40°C to +85°C	74AC11828N 74ACT11828N
28-pin plastic SOL (300mil-wide)	-40°C to +85°C	74AC11828D 74ACT11828D


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



10-wide buffer/line driver (3-State), INV**74AC/ACT11828****PIN DESCRIPTION**

PIN NUMBER	SYMBOL	NAME AND FUNCTION
28, 15	$\overline{OE}_0, \overline{OE}_1$	Output enable input (active Low)
27, 26, 25, 24, 23, 20, 19, 18, 17, 16	$A_0 - A_9$	Data inputs
1, 2, 3, 4, 5, 10, 11, 12, 13, 14	$\overline{V}_0 - \overline{V}_9$	Data inputs
6, 7, 8, 9	GND	Ground (0V)
21, 22	V_{CC}	Positive supply voltage

FUNCTION TABLE


INPUTS		OUTPUTS
\overline{OE}_n	A_n	\overline{V}_n
L	L	H
L	H	L
H	X	Z

H = Highvoltage level

L = Low voltage level

X = Don't care

Z = High-impedance

LOGIC DIAGRAM

10-wide buffer/line driver (3-State), INV**74AC/ACT11828****RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER	74AC11828			74ACT11828			UNIT
		Min	Nom	Max	Min	Nom	Max	
V _{CC}	DC supply voltage	3.0 ¹	5.0	5.5	4.5	5.0	5.5	V
V _I	Input voltage	0		V _{CC}	0		V _{CC}	V
V _O	Output voltage	0		V _{CC}	0		V _{CC}	V
ΔV/ΔV	Input transition rise or fall rate	0		10	0		10	ns/V
T _{amb}	Operating free-air temperature range	-40		+85	-40		+85	°C

NOTE:

1. No electrical or switching characteristics are specified at V_{CC} < 3V. Operation between 2V and 3V is not recommended, but within that range, a device output will maintain a previously established logic state.

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	TEST CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 TO +7.0	V
I _{IK} or V _I	DC input diode current ²	V _I < 0	-20	mA
		V _I > V _{CC}	20	
DC input voltage			-0.5 to V _{CC} +0.5	V
I _{OK} or V _O	DC output diode current ²	V _O < 0	-50	mA
		V _O > V _{CC}	50	
DC output voltage			-0.5 to V _{CC} +0.5	V
I _O	DC output source or sink current per output pin	V _O = 0 to V _{CC}	±50	mA
I _{CC} or I _{GND}	DC V _{CC} current		±250	mA
	DC ground current		±250	
T _{STG}	Storage temperature		-65 to 150	°C
P _{TOT}	Power dissipation per package	Above 70°C; derate linearly by 8mW/K	500	mW
	Power dissipation per package Plastic surface mount (SO)	Above 70°C; derate linearly by 8mW/K	400	mW

NOTES:

1. Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

10-wide buffer/line driver (3-State), INV

74AC/ACT11828

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	V_{CC}	74AC11828				74ACT11828				UNIT	
				$T_{amb} = +25^{\circ}C$		$T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$		$T_{amb} = +25^{\circ}C$		$T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$			
				V	Min	Max	Min	Max	Min	Max	Min		
V_{IH}	High-level input voltage			3.0	2.10		2.10					V	
				4.5	3.15		3.15		2.0		2.0		
				5.5	3.85		3.85		2.0		2.0		
V_{IL}	Low-level input voltage			3.0		0.90		0.90				V	
				4.5		1.35		1.35		0.8			
				5.5		1.65		1.65		0.8			
V_{OH}	High-level output voltage	$V_I = V_{IL}$ or V_{IH}	$I_{OH} = -50\mu A$	3.0	2.9		2.9					V	
				4.5	4.4		4.4		4.4		4.4		
				5.5	5.4		5.4		5.4		5.4		
			$I_{OH} = -4mA$	3.0	2.58		2.48						
				4.5	3.94		3.8		3.94		3.8		
			$I_{OH} = -24mA$	5.5	4.94		4.8		4.94		4.8		
V_{OL}	Low-level output voltage	$V_I = V_{IL}$ or V_{IH}		5.5		3.85				3.85		V	
		$I_{OL} = 50\mu A$	3.0		0.1		0.1						
			4.5		0.1		0.1		0.1				
			5.5		0.1		0.1		0.1				
		$I_{OL} = 12mA$	3.0		0.36		0.44						
			4.5		0.36		0.44		0.36				
		$I_{OL} = 24mA$	5.5		0.36		0.44		0.36				
			5.5			1.65				1.65			
I_I	Input leakage current	$V_I = V_{CC}$ or GND	5.5		± 0.1		± 1.0		± 0.1		± 1.0	μA	
I_{OZ}	3-State output off-state current	$V_I = V_{IL}$ or V_{IH} , $V_O = V_{CC}$ or GND	5.5		± 0.5		5.0		± 0.5		5.0	μA	
I_{CC}	Quiescent supply current	$V_I = V_{CC}$ or GND, $I_O = 0mA$	5.5		8.0		80		8.0		80	μA	
ΔI_{CC}	Supply current, TTL inputs High ²	One input at 3.4V, other inputs at V_{CC} or GND	5.5						0.9		1.0	mA	

NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed 10ms.
- This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0V or V_{CC} .

10-wide buffer/line driver (3-State), INV

74AC/ACT11828

AC ELECTRICAL CHARACTERISTICS AT $3.3V \pm 0.3V$

SYMBOL	PARAMETER	WAVEFORM	74AC11828					UNIT	
			$T_{amb} = +25^{\circ}C$			$T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$			
			Min	Typ	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation delay A _n to Y _n	1	5.4 7.2	9.8 10.4	12.7 13.2	5.4 7.2	14.3 14.5	ns	
t_{PZH} t_{PZL}	Output enable time to High and Low level	2	6.5 9.5	10.8 15.0	14.4 19.2	6.5 9.5	16.3 21.8	ns	
t_{PHZ} t_{PLZ}	Output disable time from High and Low level	2	5.3 5.1	8.2 7.9	11.0 10.5	5.3 5.1	11.9 11.2	ns	



AC ELECTRICAL CHARACTERISTICS AT $5.0V \pm 0.5V$

SYMBOL	PARAMETER	WAVEFORM	74AC11828					UNIT	
			$T_{amb} = +25^{\circ}C$			$T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$			
			Min	Typ	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation delay A _n to Y _n	1	2.4 3.2	5.2 6.2	7.9 8.9	2.4 3.2	9.5 10.4	ns	
t_{PZH} t_{PZL}	Output enable time to High and Low level	2	3.1 3.8	6.4 7.7	8.8 10.5	3.1 3.8	10.7 13.2	ns	
t_{PHZ} t_{PLZ}	Output disable time from High and Low level	2	3.7 3.9	6.4 6.2	8.8 8.2	3.7 3.9	9.6 9.2	ns	

AC ELECTRICAL CHARACTERISTICS AT $5.0V \pm 0.5V$

SYMBOL	PARAMETER	WAVEFORM	74ACT11828					UNIT	
			$T_{amb} = +25^{\circ}C$			$T_{amb} = -40^{\circ}C$ to $+85^{\circ}C$			
			Min	Typ	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation delay A _n to Y _n	1	1.9 5.2	5.6 8.0	8.3 10.3	1.9 5.2	10.2 11.7	ns	
t_{PZH} t_{PZL}	Output enable time to High and Low level	2	2.9 3.4	7.0 8.3	9.9 11.4	2.9 3.4	12.1 14.7	ns	
t_{PHZ} t_{PLZ}	Output disable time from High and Low level	2	6.0 5.9	9.0 8.5	11.3 10.9	6.0 5.9	12.3 11.7	ns	

AC WAVEFORMS




10-wide buffer/line driver (3-State), INV

74AC/ACT11828

WAVEFORM CONDITIONS

	INPUTS	OUTPUTS
AC	$V_{IN} = GND$ to V_{CC} , $V_M = 50\% V_{CC}$	$V_{OUT} = V_{OL}$ to V_{OH}
ACT	$V_{IN} = GND$ to 3.0V, $V_M = 1.5V$	$V_M = 50\% V_{CC}$

TEST CIRCUIT



TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	$2 \cdot V_{CC}$
t_{PHZ}/t_{PZH}	GND

SWITCH POSITION

DEFINITIONS

C_L = Load capacitance, 50pF; includes jig
and probe capacitance
 R_L = Load resistor, 500 Ω
 R_T = Termination resistance should be
equal to Z_{OUT} of pulse generators
Input pulses: PRR \leq 10MHz
 $t_r = t_f = 3\text{ns}$