## UBA20260

600 V driver IC for step dimmable CFLs
Rev. 2 - 10 October 2011
Product data sheet

## 1. General description

The UBA20260 is a high-voltage integrated circuit designed to control high power self-ballasted Compact Fluorescent Lamp (CFL) lighting applications. The UBA20260 is a controller circuit with advanced features for step dimming and a lamp current controlled boost feature for boosting cold (amalgam) CFLs.

The controller contains a half-bridge drive function for CFLs, a high-voltage level-shift circuit with integrated bootstrap diode, an oscillator function, a current control function for preheat and burn, a timer function and protection circuits. The UBA20260 is supplied using the $\mathrm{dV} / \mathrm{dt}$ current charge supply circuit from the half-bridge circuit.

Remark: The mains voltages given in this data sheet are AC voltages.

## 2. Features and benefits

### 2.1 Half-bridge features

- Integrated high-voltage level-shift function with integrated bootstrap diode


### 2.2 Preheat and ignition features

- Coil saturation protection during ignition
- Adjustable preheat time
- Adjustable preheat current
- Ignition lamp current detection


### 2.3 Lamp boost features

- Adjustable boost timing
- Fixed boost current ratio of 1.5
- Gradually boost to burn transition timing


### 2.4 Dim features

■ 4-level step dimming adjustment using a standard on/off mains switch

- Adjustable memory retention time for step dimming
- Adjustable minimum dimming level


### 2.5 Protection

- OverTemperature Protection (OTP)
- Capacitive Mode Protection (CMP)
- OverPower Protection (OPP)
- OverCurrent Protection (OCP) in both boost and burn states
- Power-down function


### 2.6 Other features

- Current controlled operation in both boost and burn state
- External power-down function


## 3. Applications

- Step-dimmable compact fluorescent lamps above 20 W and for universal mains voltages


## 4. Ordering information

Table 1. Ordering information

| Type number | Package |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
|  | Name | Description | Version |  |
| UBA20260T/N1 | SO16 | Plastic small outline package; 16 leads; body width 3.9 mm | SOT109-1 |  |


Fig 1. Block diagram

## 6. Pinning information

### 6.1 Pinning



Fig 2. Pin configuration (SOT109-1)

### 6.2 Pin description

Table 2. Pin description

| Symbol | Pin | Description |
| :--- | :--- | :--- |
| SLS | 1 | source low-side switch input |
| GLS | 2 | low-side gate driver output |
| PGND | 3 | power ground |
| VDD $^{\text {DD }}$ | 4 | low voltage supply |
| RREF | 5 | internal reference current input |
| CF | 6 | voltage controlled oscillator capacitor |
| MDL | 7 | minimum dimming level input |
| CI | 8 | voltage controlled oscillator input integrating capacitor |
| CSI | 9 | current feedback sense input |
| n.c. | 10 | not connected |
| CP | 11 | preheat timing capacitor |
| CB | 12 | boost timing capacitor |
| SGND | 13 | signal ground |
| FS | 14 | floating supply voltage |
| HBO | 15 | half-bridge output |
| GHS | 16 | high-side gate driver output |

## 7. Functional description

### 7.1 Supply voltage

The UBA20260 is an IC for driving external half-bridge MOSFETs in self-ballasted high-power CFLs. The UBA20260 has no dimming control input but instead, four preset fixed dimming levels. Only minor adjustment of the presets is possible.

The UBA20260 is rated for a maximum continuous rectified mains voltage of 500 V (with peak 600 V ). The UBA20260 includes all functions necessary for preheat, ignition and boost operation of the lamp. In addition, the IC includes the four-step dimming feature and several protective features to safeguard CFL operation. The controller states are shown in Figure 3.

(1) $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\mathrm{DD}(\text { start })}$ and (HOLD $\left.=0 \mathrm{OR} \mathrm{V}_{\mathrm{CP}}<\mathrm{V}_{\mathrm{th}(\text { rel) } \mathrm{CP}}\right)$.
(2) $V_{D D}<V_{D D(\text { stop) }}$.
(3) (End of ignition time AND HOLD = 0) OR $\mathrm{V}_{\mathrm{DD}}<\mathrm{V}_{\mathrm{DD} \text { (stop) }}$.
(4) End of ignition time AND HOLD $=1$
(5) $V_{C P}<V_{\text {th }(p d) C P}$, OR overcurrent fault time $>1 / 10 t_{\text {ph }}$ OR $f_{\text {bridge(max) }}$ detected in capacitive mode.

Fig 3. State diagram

### 7.2 Lamp start-up cycle

### 7.2.1 Reset state

The UBA20260 is in the reset state when the supply voltage on the $\mathrm{V}_{\mathrm{DD}}$ pin is below the $V_{D D(r s t)}$ level. In the reset state, part of the internal supply is turned off and all registers, counters and timers are undefined. The hold state latch is reset and both the external high and low side power transistors (Q1/Q2) are non-conductive.

During power-up, the low voltage supply capacitor on the $V_{D D}$ pin is charged through the external start-up resistor. The start-up state is entered when the voltage on the $V_{D D}$ pin is above the $V_{D D(r s t)}$ level. The UBA20260 enters the reset state when the supply voltage on the $V_{D D}$ pin drops below $V_{D D(r s t)}$.

### 7.2.2 Start-up state

The start-up state is entered by charging the low voltage supply capacitor on the $V_{D D}$ pin through the external start-up resistor. At start-up, the High-Side (HS) transistor is non-conductive and the Low-Side (LS) transistor is conductive to enable charging of the bootstrap capacitor. This capacitor supplies the HS driver and Level shifter circuit connected between the FS and HBO pin. A DC reset circuit is integrated into the HS driver. This circuit ensures that below the FS pin lockout voltage, the output voltage $\mathrm{V}_{\mathrm{GHS}}-\mathrm{V}_{\mathrm{HBO}}$ is zero.

When the start-up state is entered, the circuit only starts oscillating at $f_{\text {bridge(max) }}$ when the low voltage supply ( $\mathrm{V}_{\mathrm{DD}}$ ) reaches the $\mathrm{V}_{\mathrm{DD} \text { (start) }}$ value. The circuit always starts oscillating at $f_{\text {bridge(max) }}$. The circuit enters the preheat state as soon as the capacitor connected to the CP pin is charged above the $\mathrm{V}_{\mathrm{th}(\mathrm{CP}) \text { max }}$ voltage level. To keep oscillating, $\mathrm{V}_{\mathrm{DD}}$ must be above $\mathrm{V}_{\mathrm{DD} \text { (stop) }}$ and below the $\mathrm{V}_{\mathrm{DD} \text { (clamp) }}$ upper limit.

During the start-up state, the voltage on the CF pin is zero and on the CB pin is close to zero. The voltage on the CP pin rises just above $\mathrm{V}_{\mathrm{th}(\mathrm{CP}) \max }$ during the start-up state as shown in Figure 9.

### 7.2.3 Preheat state

After starting at $\mathrm{f}_{\text {bridge(max) }}$, the frequency decreases by charging capacitor $\mathrm{C}_{\mathrm{CI}}$ using an output current circuit. The preheat current sensor circuit controls the current output circuit, until the momentary value of the voltage across sense resistor RsLs reaches the fixed preheat voltage level (SLS pin). At this level, the current of the preheat current sensor reaches the charge and discharge balanced state on capacitor $\mathrm{C}_{\mathrm{CI}}$ to set the half-bridge frequency.

The preheat time consists of eight saw-tooth pulses at the CP pin. The preheat time begins as soon as the capacitor on the CP pin is charged above $V_{\text {th(CP)max }}$ value. During the preheat time, the current feedback sensor circuit (input CSI pin) is disabled.

To increase noise immunity, an internal filter of 30 ns is included at the SLS pin.
If the level on the $V_{D D}$ pin drops below $V_{D D(\text { stop })}$ during preheat, the preheat state is immediately stopped and the circuit enters the hold state. The hold state delays a new preheat cycle by a fixed delay time. A fixed voltage drop on the preheat capacitor $\mathrm{C}_{\mathrm{CP}}$ and the fixed discharge current on the CP pin are used to set the delay time.

New preheat cycles start after the CP pin level slowly discharges until $\mathrm{V}_{\mathrm{CP}}<\mathrm{V}_{\mathrm{th}(\mathrm{rel}) \mathrm{CP}}$ and recharges above $\mathrm{V}_{\mathrm{th}(\mathrm{CP}) \max }$ provided $\mathrm{V}_{\mathrm{DD}}>\mathrm{V}_{\mathrm{DD} \text { (start) }}$ (see Figure 5).


Fig 4. CFL frequency from start to burn state

### 7.2.4 Ignition state

After the preheat state has been completed, the ignition state is entered. In the ignition state, the frequency sweeps down on the Cl pin due to capacitor $\mathrm{C}_{\mathrm{CI}}$ charging at a fixed current as shown in Figure 4. During this continuous decrease in frequency, the circuit approaches the resonant frequency of the resonant tank (L2, C5). This action causes a high voltage across the lamp to ignite the lamp. The ignition current sensor circuit which monitors the voltage over resistor $\mathrm{R}_{\mathrm{CsI}}$ (see Figure 12) detects lamp ignition.

If the voltage on pin CSI is above the typical ignition detection threshold voltage level of 0.6 V , lamp ignition is detected. The system changes from ignition state to either the boost or burn state.

If ignition not is detected, the frequency drops further to the minimum half-bridge frequency $f_{\text {bridge }(\min )}$ frequency. To avoid repeated ignition attempts and overheating of the application due to lamp damage, the IC only tries to ignite the lamp twice after power-up. The ignition attempt counter increments at the end of the ignition enabling time when the lamp ignition threshold voltage on the CSI pin is not exceeded. The ignition enabling time is typically $\frac{1}{4}$ of the preheat time $t_{\text {ph. }}$. If a second ignition attempt also exceeds the ignition time-out period, the IC enters the power-down state (see Figure 5).


Fig 5. Retry cycle

### 7.2.5 Boost state and transition to burn state

When ignition is detected, by measuring lamp current on the CSI pin, the circuit enters the boost state. Figure 7 shows the boost and burn state in more detail. In the boost state, the nominal burn state lamp current can be increased with a fixed boost ratio of 1.5. This ratio boosts the slow luminescence increase of a cold amalgam CFL lamp, provided the IC is in the DIM_1 mode. If the IC is at a temperature ( $\mathrm{T}_{\mathrm{j}(\mathrm{bp}) \mathrm{bst}}$ ) before entering the boost state, the burn state is bypassed.

A boost timing circuit is included to determine the boost time and transition to burn time. The circuit consists of a clock generator comprising $C_{C B}, R_{\text {ext(RREF) }}$ and a 64-step counter. When the timer is not operating, $\mathrm{C}_{\mathrm{CB}}$ is discharged below the $\mathrm{V}_{\mathrm{th}(\mathrm{CB}) \text { min }}$ level of 1.1 V . This voltage, about 0.6 V , is still higher than the level at which the comparator on $\mathrm{C}_{\mathrm{CB}}$ detects if the CB pin is shorted to ground.

The boost time consists of 63 saw-tooth pulses on the CB pin, automatically followed by the transition time at the CP pin. The 32 saw-tooth pulses form the transition time from boost to burn and enables a smooth transition between the current controlled boost and burn state. The total transition time is approximately four times the preheat time (see Figure 6).


Fig 6. Boost timing
In the boost state, a lamp current feedback control is implemented to improve lamp stability (see Section 7.2.6). The lamp current has a fixed ratio of 1.5 compared to the burn state to boost the slow luminescence increase of a cold CFL lamp. In the boost to burn transition time, there is a slow 15-step ratio decrease from 1.5 down to 1 . The preheat timer is reused for the transition to burn time and the boost ratio is gradually decreased in 15 steps from 1.5 to 1, within 32 saw-tooth pulses on the CP pin. Using the application values for $\mathrm{C}_{\mathrm{CB}}$ and $\mathrm{R}_{\text {ext(RREF), }}$ a boost time of more than 300 s is possible. In addition to boost bypass at a temperature of $\mathrm{T}_{\mathrm{j}(\mathrm{bp}) \text { bst }}\left(\approx 80^{\circ} \mathrm{C}\right)$, a temperature protection function is implemented during boost state of $\mathrm{T}_{\mathrm{j}(\mathrm{end}) \text { bst }}\left(\approx 120^{\circ} \mathrm{C}\right)$. If the temperature passes this level during boost, the transition timer is immediately started to enter the burn state faster. Effectively this reduces the boost time (see Figure 4 [B]).

The boost state current boost does not start in dim modes DIM_2, DIM_3 or MDL; see Figure 4[A].

Remark: If the CB pin is short circuited to ground, the boost function is disabled. In such a situation, the bottom frequency $\mathrm{f}_{\text {bridge(min) }}$ is 1.8 times higher than the boost bottom frequency $f_{\text {bridge(bst)min }}$.

### 7.2.6 Burn state

After the boost state or when it is bypassed, the burn state starts. The lamp current sensor circuit remains enabled (see Figure $4[A]$ ). The CSI (Current Sense Input) pin measures the voltage across sense resistor $\mathrm{R}_{\mathrm{CsI}}$. It is then passed through a Double-Sided Rectifier (DSR) circuit and fed towards an Operational Transconductor Amplifier (OTA).

When the RMS voltage on the CSI pin reaches the actual internal reference level, the lamp current sensor circuit takes over control of the lamp current. The internal current output of the OTA is transferred using an integrator on the Cl pin to the input for Voltage Controlled Oscillator (VCO). The VCO regulates the frequency and as a result, the lamp current.


Fig 7. Boost and burn state machine

### 7.2.7 Hold state

The hold state is a special state that reduces lamp flicker at deep dim levels, on or near dim and ignition threshold levels. The IC enters the hold state after an ignition failure or when the low supply voltage $\mathrm{V}_{\mathrm{DD}}$ drops below $\mathrm{V}_{\mathrm{DD}(\text { stop) }}$ in the ignition or preheat states (see Figure 3).

A repeated drop in supply voltage below $\mathrm{V}_{\mathrm{DD}(\text { (stop) }}$ in preheat or ignition states, does not increment the ignition attempt counter. The hold state is entered, delaying a new preheat cycle with the same time delay/mechanism by the hold state retention time as shown in Figure 5.

When CP is below $\mathrm{V}_{\text {th(rel)CP }}$, the IC is released from the hold state and moves to the start-up state as shown in Figure 3. Alternatively, the hold state ends when the supply voltage drops below $\mathrm{V}_{\mathrm{DD}(\mathrm{rst})}$ and the IC is reset.

With a 470 nF capacitor on the CP pin, the typical hold state retention delay is between 1 s and 1.7 s . This delay is dependent on where the preheat cycle was cut-off on the rising or falling edge of the preheat timing. The retention time for a failed ignition always starts from the top of the rising edge on the CP pin (see Figure 5).

In the hold state, a hold state latch is set (hold state latch = 1) and the oscillator is stopped. In addition, the HS transistor is non-conductive and the LS transistor is conducting.

The voltage on the $\mathrm{V}_{\mathrm{DD}}$ pin alternates between $\mathrm{V}_{\mathrm{DD}(\text { start })}$ and $\mathrm{V}_{\mathrm{DD}(\text { stop })}$ until the voltage on the CP pin reaches $\mathrm{V}_{\text {th(rel)CP }}$ (see Figure 5). The alternating supply voltage is caused by the current drawn by the IC supply pin $\mathrm{V}_{\mathrm{DD}}$. The supply current is less than $220 \mu \mathrm{~A}$, when
the supply voltage $\mathrm{V}_{\mathrm{DD}}$ rises between $\mathrm{V}_{\mathrm{DD} \text { (stop) }}$ and $\mathrm{V}_{\mathrm{DD} \text { (start). }}$. Typically, the supply current is 2 mA when $\mathrm{V}_{\mathrm{DD}}$ falls between $\mathrm{V}_{\mathrm{DD}}$ (start) and $\mathrm{V}_{\mathrm{DD}(\text { stop) }}$. More current is drawn during the fall in $V_{D D}$ because the internal analog supply is turned on when $V_{D D}>V_{D D(s t a r t) . ~ T h i s ~}^{\text {. }}$ function enables the comparators to monitor the voltage on the CP pin and if the supply voltage $\mathrm{V}_{\mathrm{DD}}$ falls below $\mathrm{V}_{\mathrm{DD} \text { (stop) }}$.

### 7.3 Oscillation and timing

### 7.3.1 Oscillator control

The internal oscillator is a VCO which generates a saw-tooth waveform between the $\mathrm{V}_{\text {th(CF)max }}$ level and 0 V . Capacitor $\mathrm{C}_{\mathrm{CF}}$, resistor $\mathrm{R}_{\text {ext(RREF) }}$ and the voltage on the Cl pin determine the saw-tooth frequency. $\mathrm{R}_{\text {ext(RREF) }}$ and $\mathrm{C}_{\mathrm{CF}}$ determine the minimum and maximum switching frequencies. Their ratio is internally fixed. Two ratios are available, the ratio between $f_{\text {bridge }(\max )}$ and $f_{\text {bridge }(\min )}$ is 2.5 and the ratio between $f_{\text {bridge }}(\max )$ and $f_{b r i d g e(b s t) m i n}$ is 4.6. The saw-tooth frequency is twice the half-bridge frequency.

Transistors HS (Q1) and LS (Q2) are switched to conducting at a duty cycle of approximately $50 \%$. An overview of the oscillator signal and driver signals is shown in Figure 8. The oscillator starts oscillating at $\mathrm{f}_{\text {bridge(max) }}$. The non-overlap time between the gate driver signals $\mathrm{V}_{\mathrm{GLS}}$ and $\mathrm{V}_{\mathrm{GHS}}$ is $\mathrm{t}_{\mathrm{no}}$.


Fig 8. Saw-tooth, gate driver and half-bridge output signals

### 7.3.2 Combined timing circuit

A combined timing circuit is used to determine the preheat time, ignition enabling time and overcurrent time (see Figure 9). $\mathrm{C}_{\mathrm{CP}}, \mathrm{R}_{\mathrm{ext}(\mathrm{RREF})}$ and the counter comprise the clock generator circuit. When the timer is not running, $\mathrm{C}_{C P}$ is charged to 5 V . The timing circuit starts operating after the start-up state when the $\mathrm{V}_{\mathrm{DD}}$ supply voltage has reached $\mathrm{V}_{\mathrm{DD} \text { (start) }}$ and the voltage on the CP pin passes $\mathrm{V}_{\text {th(CP)max }}$. The preheat time consists of eight saw-tooth pulses on the CP pin as shown in Figure 9.

The maximum ignition enabling time after the preheat phase is two complete saw-tooth pulses. During the boost and burn state, part of the timer is used to generate the maximum overcurrent time (more than one half of the saw-tooth pulse). If a continuous overcurrent is detected, the timer starts.


Fig 9. Timing diagram for preheat, ignition and overcurrent

### 7.4 Step dimming

The UBA20260 uses the step dimming method of dimming a lamp load. This method enables the lamp to operate in four different light output level modes including full power. The four different dim level modes can be selected by toggling the supply voltage which is made possible by toggling the mains voltage switch.

To change the dim step, the low supply voltage must be above $\mathrm{V}_{\mathrm{DD} \text { (start) }}$. In addition, the voltage must drop below $\mathrm{V}_{\mathrm{DD} \text { (rst) }}$, irrespective of whether the $I C$ is in the preheat, ignition, boost or burn states (see Figure 10).

The discharge time of capacitor $\mathrm{C}_{\mathrm{CP}}$ (while the $\mathrm{V}_{\mathrm{DD}}$ power supply is off) sets step memory retention time. When the voltage on the CP pin drops below $\mathrm{V}_{\text {ret(dim)CP }}(2 \mathrm{~V}$ typical), the step memory is lost. The next time the supply is powered on, the lamp turns on at full brightness. Using the default components, the retention time is $\pm 3 \mathrm{~s}$. The retention time calculation can be found in Section 11 on page 22.


Four internal references determine the actual internal set point levels used for the different step dim levels. Depending on the selected dim level, the current control feedback loop regulates the voltage on the CSI pin. In this way, it ensures that $\mathrm{V}_{\mathrm{i}(\mathrm{CSI})}$ is equal to one of the selected internal set point voltages. The sequence of the four dim steps shown in Figure 11 is as follows:

- The lamp is switched off longer than the memory retention time: the IC starts up in the DIM_1 mode (lamp is 100 \% on, no dimming)
- After lamp off/on toggling, the IC twice enters the DIM_2 mode: the lamp is dimmed to approximately $66 \%^{(1)}$ of its initial light output
- The next lamp off/on toggling, the IC enters the DIM_3 mode: the lamp is dimmed approximately $33 \%{ }^{(1)}$ of its initial light output
- Toggling the lamp off/on again: the IC enters the MDL (Minimum Dimming Level) mode. This level equals approximately $10 \%{ }^{(1)}$ of the initial light output
- Renewed toggling enters the DIM_1 mode again.

Where ${ }^{(1)}=\mathrm{R}_{\mathrm{MDL}}=2 \mathrm{k} \Omega$


Fig 11. Voltage on pin CSI as function of dim step
As the internal step reference voltages are independent from the mains voltage, the lamp current output is kept constant. Making the lamp current output not susceptible to line voltage fluctuations. The MDL level sets the minimum lamp current level and is adjusted using the MDL pin. An accurate minimum dimming voltage level is set using an internal reference current and an external resistor $\mathrm{R}_{\text {MDL }}$. The internal reference current is derived from the internal band gap reference circuit and resistor $\mathrm{R}_{\text {ext(RREF). }}$. The other two step dimming levels are set at a fixed voltage offset referenced to the adjusted MDL level. This means that these levels shift by the same voltage as the MDL shifts. When the MDL level is at the default level, the light output in DIM_2, DIM_3 and MDL modes is approximately $66 \%, 33 \%$ and $5 \%$ from nominal.

### 7.5 Protection functions and Power-down mode

### 7.5.1 Coil saturation protection

CSP is integrated into the IC to allow the use of small CFL lamps and use of small coils. Saturation of these coils is detected and excessive overcurrent due to saturation is prevented. CSP is only enabled during the ignition state. A cycle-by-cycle control mechanism is used to limit voltages and currents in the resonant circuit when there is no or delayed ignition. It prevents coil saturation, limits high peak currents and the dissipation in the half-bridge power transistors.

Coil saturation is detected by monitoring the voltage across the R $\mathrm{R}_{\text {SLS }}$ resistor. A trigger is generated when this voltage exceeds the $\mathrm{V}_{\mathrm{th}(\mathrm{sat)} \text { SLs }}$ level. When saturation is detected, a fixed current $\Delta \mathrm{l}_{\mathrm{O}(\text { sat }) \mathrm{CF}}$ is injected into the C CF capacitor to shorten the half-bridge
switching cycle. The injected current is maintained until the end of the switching cycle. This action immediately increases the half-bridge switching frequency. Additionally, for each successive cycle that coil saturation is detected, capacitor $\mathrm{C}_{\mathrm{CI}}$ discharges enabling ignition time-out detection in the ignition state.

CSP is triggered when the voltage on the SLS pin exceeds $\mathrm{V}_{\text {th(sat)sLs }}$ (typically 2.5 V ). The voltage $\mathrm{V}_{\mathrm{i}(\mathrm{SLS})}$ on the SLS pin is determined by the external resistor $\mathrm{R}_{\mathrm{SLS}}$ value and also sets the preheat current.

### 7.5.2 Overcurrent protection

OCP is active in both the burn and boost states but not during boost transition.
Overcurrent is detected, when the peak voltage of the absolute value across the current sense resistor connected to the SLS pin exceeds the OCP reference level $\mathrm{V}_{\mathrm{th}(\mathrm{ocp}) \mathrm{sLs} \text {. } \mathrm{A}}$ current $\mathrm{I}_{\mathrm{O}(\mathrm{CP})}$ is then sunk from the capacitor connected to the CP pin for the next full cycle.

If overcurrent is not present at the end of this cycle, the current is disabled. A current, equal to $\mathrm{I}_{\mathrm{O}(\mathrm{CP})}$ is sourced to the CP pin instead. If overcurrent occurs in more than half the number of cycles, a net discharging of the capacitor connected to the CP pin occurs. When the voltage on the CP pin drops below $\mathrm{V}_{\text {th(CP)min, }}$, the IC enters Power-down mode. During a continuous overcurrent condition, the overcurrent fault time of $\mathrm{t}_{\text {fault(oc) }}$ takes $\pm \frac{1}{9} t_{p h}$ after which the IC enters Power-down mode. The $V_{\text {th }}$ (ocp)sLs level is the same as the $\mathrm{V}_{\mathrm{th}(\text { sat)SLs }}$ level during the ignition state.

### 7.5.3 Overpower protection

OPP is active in the boost and burn state. The lamp current is limited and regulated in all dim step states to the internal dim step reference voltage levels. These reference voltage levels are derived from an internal reference voltage. Consequently, supply voltage fluctuations in the mains supply voltage during overvoltage situations do not affect these reference voltage levels.

When the lamp is in the first dim mode (no dimming), the current is limited and regulated to the nominal lamp current. In addition, in the boost state the first dim mode boosted by a factor of 1.5.

### 7.5.4 Capacitive mode protection

CMP is active in the ignition, burn and boost states and during boost transition. The signal across resistor $\mathrm{R}_{\mathrm{SLS}}$ also provides information about the half-bridge switching behavior. When conditions are normal, the current flows from the LS transistor source to the half-bridge when the LS transistor is switched on. This results in a negative voltage on the SLS pin.

As the circuit yields to capacitive mode, the voltage becomes smaller and eventually reverses polarity. CMP prevents this action by checking if the voltage on the SLS pin is above the $\mathrm{V}_{\mathrm{th}(\mathrm{capm}) \mathrm{SLs}}$ level.

If the voltage across resistor $R_{\text {SLS }}$ is above the $V_{\text {th(capm)SLs }}$ threshold when the LS transistor is switched on, the circuit recognizes it as capacitive mode. When capacitive mode is detected, the currents from the OTA, which normally regulate the lamp current, are disabled. Then the capacitive mode sink current $\mathrm{I}_{\mathrm{o}(\mathrm{Cl})}$ is enabled.

The capacitive mode sink current starts to discharge the capacitor/resistor circuitry on the Cl pin and as a result, gradually increases the half-bridge frequency. Discharging continues for the remainder of the current switching cycle ensuring the total current on the Cl pin is equal to the sink current. If capacitive mode persists, the action is repeated until capacitive mode is no longer detected. If capacitive mode is no longer detected, the OTA takes over the regulation again.

If the conditions for capacitive mode persist, OTA regulates the system back to capacitive mode and the protection takes over again. The system operates on the edge of capacitive mode.

When in the boost and burn states, the half-bridge load is capacitive at higher frequencies, CMP eventually drives the half-bridge to the maximum frequency $f_{\text {bridge(max) }}$. This causes the IC to enter Power-down mode.

### 7.5.5 Overtemperature protection

The OTP circuit is designed to prevent the device from overheating in hazardous environments. The circuit is triggered when the temperature exceeds the maximum temperature value $\mathrm{T}_{\mathrm{j}(\mathrm{otp})}$. OTP changes the lamp current to the level equal to the $\mathrm{V}_{\mathrm{otp} \text { (csi) }}$ level. This condition remains until the temperature decreases by $\pm 20^{\circ} \mathrm{C}=\mathrm{T}_{\mathrm{j} \text { (otp)hys. After }}$ this decrease in temperature, the lamp current level returns to the nominal level.

### 7.5.6 Power-down mode

Power-down mode is entered when:

- The overcurrent time exceeds the maximum overcurrent fault time $\mathrm{t}_{\text {fault(oc) }}$ or if the overcurrent occurs in more than half the number of cycles when $\mathrm{V}_{\mathrm{th}(\mathrm{CP}) \text { min }}$ is reached
- If during boost or burn state, $\mathrm{f}_{\text {bridge }}(\max )$ is reached due to capacitive mode detection
- Two consecutive failed lamp ignition attempts

In Power-down mode, the oscillator is stopped, the HS transistor is non-conductive and the LS transistor is conductive. The $\mathrm{V}_{\mathrm{DD}}$ supply is internally clamped. The circuit is released from Power-down mode by lowering the low voltage supply below $\mathrm{V}_{\mathrm{DD} \text { (rst) }}$ (mains switch reset).

An option is available which enables the IC to enter Power-down mode using external logic. The external power-down option is only available when the IC is in the boost or burn state. The CP pin is used to enable the external power-down option. When the CP pin is connected using a $10 \mathrm{k} \Omega$ resistor to the PGND pin or the $\operatorname{SGND}$ pin, $\mathrm{V}_{\mathrm{CP}}$ is pulled below $\mathrm{V}_{\mathrm{th}(\mathrm{pd}) \mathrm{CP}}$. The IC then enters Power-down mode.

Remark: Do not connect the CP pin directly to pins PGND or SGND. Always connect in series to pins PGND or SGND with a $10 \mathrm{k} \Omega$ resistor. This action avoids the IC being not starting up because of excessive currents flowing during the reset and start-up states.

## 8. Limiting values

Table 3. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134).[1]

| Symbol | Parameter | Conditions | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| General |  |  |  |  |  |
| $\mathrm{R}_{\text {ext(RREF) }}$ | external resistance on pin RREF | Fixed nominal value $33 \mathrm{k} \Omega$ | 30 | 36 | $\mathrm{k} \Omega$ |
| SR | slew rate | on pins HBO with respect to PGND | -4 | +4 | V/ns |
| $\mathrm{T}_{\mathrm{j}}$ | junction temperature |  | -40 | +150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {amb }}$ | ambient temperature | $\mathrm{P}=0.8 \mathrm{~W}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | storage temperature |  | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Currents |  |  |  |  |  |
| $\mathrm{I}_{\text {(CF) }}$ | input current on pin CF |  | 0 | 200 | $\mu \mathrm{A}$ |
| Voltages |  |  |  |  |  |
| $\mathrm{V}_{\text {HBO }}$ | voltage on pin HBO | operating | - | 500 | V |
|  |  | during 1 s | - | 600 | V |
| $V_{\text {FS }}$ | voltage on pin FS | with respect to HBO | -0.3 | +14 | V |
| $V_{\text {DD }}$ | supply voltage |  | -0.3 | +14 | V |
| $\mathrm{V}_{\text {i(CsI) }}$ | input voltage on pin CSI |  | -5 | +5 | V |
| $\mathrm{V}_{\mathrm{i}(\mathrm{SLS})}$ | input voltage on pin SLS |  | -6 | +6 | V |
| $\mathrm{V}_{\mathrm{Cl}}$ | voltage on pin Cl |  | 0 | 3.5 | V |
| $\mathrm{V}_{\text {MDL }}$ | voltage on pin MDL | LPF used as input pin | 0 | 5 | V |
| ESD |  |  |  |  |  |
| $V_{\text {ESD }}$ | electrostatic discharge voltage | human body model: <br> all pins, except pins 14,15 and 16 | -2000 | +2000 | V |
|  |  | pins 14,15 and 16 | -1000 | +1000 | V |
|  |  | charged device model: |  |  |  |
|  |  | all pins | -500 | +500 | V |

[1] Latch-up in accordance with SNW-FQ-303 on all pins.
9. Thermal characteristics

Table 4. Thermal characteristics

| Symbol | Parameter | Conditions | Typ | Unit |
| :--- | :--- | :--- | :--- | :--- |
| $R_{\text {th( }(-a)}$ | thermal resistance from junction to ambient | in free air; SO16 package | 100 | K/W |

## 10. Characteristics

Table 5. Characteristics
$V_{D D}=13 \mathrm{~V} ; V_{F S}-V_{H B O}=13 \mathrm{~V} ; T_{\text {amb }}=25^{\circ} \mathrm{C}$; settings according to default setting see Table 6 on page 25, all voltages referenced to PGND and SGND, positive currents flow into the UBA20260, unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Start-up state |  |  |  |  |  |  |
| Pin $V_{\text {DD }}$ |  |  |  |  |  |  |
| $V_{\text {DD(rst) }}$ | reset supply voltage | HS = off; LS = on | 5.7 | 6.2 | 6.7 | V |
| $V_{\text {DD(stop) }}$ | stop supply voltage |  | 9.6 | 10 | 10.4 | V |
| $V_{\text {DD(start) }}$ | start supply voltage |  | 11.9 | 12.4 | 12.9 | V |
| $V_{\text {DD(hys) }}$ | hysteresis of supply voltage | start-stop | 2.2 | 2.4 | 2.6 | V |
| $\mathrm{V}_{\mathrm{DD} \text { (clamp) }}$ | clamp supply voltage | $\mathrm{l}_{\mathrm{DD} \text { (clamp) }}=5 \mathrm{~mA}$ | 13 | 13.4 | 13.8 | V |
| $\mathrm{I}_{\mathrm{DD} \text { (clamp) }}$ | clamp supply current | $\mathrm{V}_{\mathrm{DD} \text { (clamp) }}=14 \mathrm{~V}$ | 20 | 30 | - | mA |
| $\mathrm{I}_{\mathrm{DD} \text { (startup) }}$ | start-up supply current | $V_{D D}=9 \mathrm{~V}$ | - | 190 | 220 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{DD} \text { (pd) }}$ | power-down supply current | $V_{D D}=9 \mathrm{~V}$ | - | 190 | 220 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{DD}}$ | supply current | default setting; $\mathrm{V}_{\mathrm{CI}}=\mathrm{V}_{\mathrm{CI}(\text { clamp ) }}$; $V_{C B}=0 \mathrm{~V}$ | [1] - | 1.6 | 2 | mA |

High-voltage supply
Pins GHS, HBO and FS

| $l_{\text {leak }}$ | leakage current | 500 V on high-voltage pins | - | - | 30 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage controlled oscillator |  |  |  |  |  |  |
| Output pin Cl |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{Cl} \text { (max) }}$ | maximum voltage on pin Cl |  | 2.7 | 3 | 3.3 | V |
| $\mathrm{V}_{\mathrm{hr}(\mathrm{Cl})}$ | headroom voltage on pin Cl | $\mathrm{V}_{\text {clamp }(\mathrm{Cl})}=\mathrm{V}_{\mathrm{hr}(\mathrm{Cl})}+\mathrm{V}_{\mathrm{Cl}(\text { max })} ;$ burn and boost state | - | 80 | - | mV |

## Output pin CF

| $\mathrm{f}_{\text {bridge(min) }}$ | minimum bridge frequency | $\begin{aligned} & \mathrm{C}_{\mathrm{CF}}=100 \mathrm{pF} ; \mathrm{V}_{\mathrm{Cl}}=\mathrm{V}_{\text {clamp(Cl) }} ; \\ & \mathrm{V}_{\mathrm{CB}}=0 \mathrm{~V} \end{aligned}$ | [2] 38 | 40 | 42 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {bridge }}$ (max) | maximum bridge frequency | $\mathrm{C}_{\text {CF }}=100 \mathrm{pF} ; \mathrm{V}_{\mathrm{Cl}}=0 \mathrm{~V}$ | [2] 88 | 100 | 112 | kHz |
| $\mathrm{f}_{\text {bridge(bst)min }}$ | minimum boost bridge frequency | $\mathrm{C}_{\text {CF }}=100 \mathrm{pF} ; \mathrm{V}_{\text {CI }}=\mathrm{V}_{\text {clamp( }}$ (CI) | [2] 21 | 22 | 23 | kHz |
| $\mathrm{t}_{\mathrm{no}}$ | non-overlap time | $\mathrm{V}_{\text {HBO }}$ rising edge | 1.3 | 1.5 | 1.7 | $\mu \mathrm{S}$ |
|  |  | $\mathrm{V}_{\text {HBO }}$ falling edge | 1.3 | 1.5 | 1.7 | $\mu \mathrm{S}$ |
| $\mathrm{V}_{\text {th(CF) }}$ max | maximum threshold voltage on pin CF | $\begin{aligned} & \mathrm{C}_{\mathrm{CF}}=100 \mathrm{pF} ; \mathrm{V}_{\mathrm{CI}}=\mathrm{V}_{\text {clamp }(\mathrm{Cl}) ;} ; \\ & \mathrm{V}_{\mathrm{CB}}=0 \mathrm{~V} \end{aligned}$ | 2.4 | 2.5 | 2.6 | V |
| $\mathrm{I}_{\mathrm{o} \text { (bst)CF }}$ | boost output current on pin CF | $\mathrm{V}_{\mathrm{CF}}=1.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CB}}=\mathrm{V}_{\text {clamp(CI) }}$ | -12.3 | -11.8 | -11.3 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\text {(CF) min }}$ | minimum output current on pin CF | $\begin{aligned} & \mathrm{V}_{\mathrm{CF}}=1.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CB}}=0 \mathrm{~V} ; \\ & \mathrm{V}_{\mathrm{CI}}=\mathrm{V}_{\text {clamp }(\mathrm{CI})} \end{aligned}$ | -22.8 | -21.8 | -20.8 | V |
| $\mathrm{l}_{\text {(CF) }} \max$ | maximum output current on pin CF | $\mathrm{V}_{\mathrm{CF}}=1.5 \mathrm{~V} ; \mathrm{V}_{\mathrm{CB}}=0 \mathrm{~V}$ | -67 | -60 | -53 | $\mu \mathrm{A}$ |
| Gate driver output |  |  |  |  |  |  |
| Output pins GLS, GHS |  |  |  |  |  |  |
| $\mathrm{I}_{\text {source(drv) }}$ | driver source current | $\mathrm{V}_{\mathrm{G}}=4 \mathrm{~V}$ (GLS or GHS); $\mathrm{V}_{\mathrm{HBO}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{FS}}=12 \mathrm{~V}$ | -105 | -90 | -75 | mA |
| $\mathrm{R}_{\text {sink(drv) }}$ | driver sink resistance | $\begin{aligned} & \mathrm{V}_{\mathrm{G}}=2 \mathrm{~V}(\mathrm{GLS} \text { or } \mathrm{GHS}) ; \\ & \mathrm{V}_{\mathrm{HBO}}=0 \mathrm{~V} ; \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{FS}}=12 \mathrm{~V} \end{aligned}$ | 13 | 15.5 | 18 | $\Omega$ |

Table 5. Characteristics ...continued
$V_{D D}=13 \mathrm{~V} ; V_{F S}-V_{H B O}=13 \mathrm{~V} ; T_{\text {amb }}=25^{\circ} \mathrm{C}$; settings according to default setting see Table 6 on page 25 , all voltages referenced to PGND and SGND, positive currents flow into the UBA20260, unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Boot strap diode | forward voltage | bootstrap diode; $I_{F S}=5 m A ;$ <br> $\left(V_{F}=V_{D D}-V_{F S}\right)$ | 1.3 | 1.7 | 2.1 | $V$ |
| $V_{F}$ |  |  |  |  |  |  |

Preheat current sensor
Input pin SLS

| $I_{\text {(SLS })}$ | input current on pin SLS | $\mathrm{V}_{\mathrm{i}(\mathrm{SLS})}=0.4 \mathrm{~V}$ | - | - | 1 | $\mu \mathrm{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {ph(SLS }}$ | preheat voltage on pin SLS |  | [3] 0.57 | 0.60 | 0.63 | V |
| Output pin Cl |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{o} \text { (source)CI }}$ | source output current on pin Cl | $\mathrm{V}_{\mathrm{CI}}=2 \mathrm{~V} ; \mathrm{V}_{\mathrm{i}(\mathrm{SLS})}<0.6 \mathrm{~V}$ | -10.6 | -9.6 | -8.6 | $\mu \mathrm{A}$ |
| $\mathrm{l}_{\mathrm{O}}$ (sink)CI | sink output current on pin Cl | $\mathrm{V}_{\mathrm{Cl}}=2 \mathrm{~V} ; \mathrm{V}_{\mathrm{i}(\mathrm{SLS})}<0.6 \mathrm{~V}$ | 26 | 29 | 32 | $\mu \mathrm{A}$ |

Preheat timer, ignition timer, overcurrent timer function

| $\mathrm{t}_{\mathrm{ph}}$ | preheat time | $\mathrm{C}_{\mathrm{CP}}=470 \mathrm{nF} ; \mathrm{R}_{\text {ext(RREF })}=33 \mathrm{k} \Omega$ | - | 0.93 | - | s |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {en(ign) }}$ | ignition enable time | $\mathrm{C}_{C P}=470 \mathrm{nF} ; \mathrm{R}_{\text {ext(RREF })}=33 \mathrm{k} \Omega$ | - | 0.22 | - | s |
| $\mathrm{t}_{\text {faut }}(\mathrm{Oc})$ | overcurrent fault time | $\begin{aligned} & \mathrm{C}_{\mathrm{CP}}=470 \mathrm{nF} ; \mathrm{R}_{\mathrm{ext}(\mathrm{RREF})}=33 \mathrm{k} \Omega \\ & \text { initial voltage } \mathrm{V}_{\mathrm{CP}}=5 \mathrm{~V} \end{aligned}$ | - | 0.1 | - | S |
| $\mathrm{t}_{\text {ret(dim) }}$ | dimming retention time | $\begin{aligned} & \mathrm{C}_{\mathrm{CP}}=470 \mathrm{nF} ; R_{\mathrm{ext}(\mathrm{RREF})}=33 \mathrm{k} \Omega ; \\ & \text { initial voltage } \mathrm{V}_{\mathrm{CP}}=5 \mathrm{~V} \end{aligned}$ | - | 2.8 | - | s |
| $\mathrm{l}_{\mathrm{o}}(\mathrm{CP})$ | output current on pin CP | $\mathrm{V}_{\mathrm{CP}}=4 \mathrm{~V}$; source (-); sink (+) | 5.5 | 5.9 | 6.3 | $\mu \mathrm{A}$ |
| $1{ }_{\text {ret(dim)CP }}$ | dimming retention current on pin CP | Current into pin $C P ; V_{D D}=0 \mathrm{~V}$; initial $\mathrm{V}_{\mathrm{CP}}=5 \mathrm{~V}$ | - | 0.5 | - | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {th( }}$ (P) min | minimum threshold voltage on pin CP | $\mathrm{V}_{\mathrm{CF}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{Cl}}=2 \mathrm{~V}$ | - | 3.8 | - | V |
| $\mathrm{V}_{\text {th(CP) max }}$ | maximum threshold voltage on pin CP | $\mathrm{V}_{\mathrm{CF}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{Cl}}=2 \mathrm{~V}$ | - | 4.5 | - | V |
| $\mathrm{V}_{\text {hys(CP) }}$ | hysteresis voltage on pin CP |  | 0.6 | 0.7 | 0.8 | V |
| $\mathrm{I}_{\text {pu(CP) }}$ | pull-up current on pin CP | $\mathrm{V}_{\mathrm{CP}}=3.8 \mathrm{~V}$ | - | -60 | - | $\mu \mathrm{A}$ |
| $V_{\text {ret(dim)CP }}$ | dimming retention voltage on pin CP | $V_{D D}=0 \mathrm{~V}$ | - | 2 | - | V |
| $\mathrm{V}_{\text {th(pd) } \mathrm{CP}}$ | power-down threshold voltage on pin CP | burn state; $10 \mathrm{k} \Omega$ connected in series | - | 1 | - | V |
| $\mathrm{V}_{\text {th(rel)CP }}$ | release threshold voltage on pin CP | hold state | - | 2.7 | - | V |
| Boost timer |  |  |  |  |  |  |
| Pin CB |  |  |  |  |  |  |
| $\mathrm{t}_{\text {bst }}$ | boost time | $\mathrm{C}_{C B}=470 \mathrm{nF} ; \mathrm{T}_{\mathrm{j}}<80^{\circ} \mathrm{C}$ | - | 148 | - | s |
| $\mathrm{l}_{\mathrm{o}}(\mathrm{CB})$ | output current on pin CB | $\mathrm{V}_{\mathrm{CB}}=2.35 \mathrm{~V}$; source ( $(-)$; sink (+) | 0.8 | 1 | 1.2 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {th(CB) }}$ min | minimum threshold voltage on pin CB |  | - | 1.1 | - | V |
| $\mathrm{V}_{\text {th(CB) }}$ max | maximum threshold voltage on pin CB |  | - | 3.6 | - | V |
| $\mathrm{V}_{\text {hys(CB) }}$ | hysteresis voltage on pin CB |  | 2.3 | 2.5 | 2.7 | V |
| $\mathrm{T}_{\mathrm{j} \text { (bp) } \mathrm{bst}}$ | boost bypass junction temperature | $\mathrm{T}_{\mathrm{j}}$ sensed at end of ignition time | 65 | 80 | 95 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j} \text { (end) bst }}$ | boost end junction temperature | $\mathrm{T}_{\mathrm{j}}$ during boost time | 105 | 120 | 135 | ${ }^{\circ} \mathrm{C}$ |

Table 5. Characteristics ...continued
$V_{D D}=13 \mathrm{~V} ; V_{F S}-V_{H B O}=13 \mathrm{~V} ; T_{\text {amb }}=25^{\circ} \mathrm{C}$; settings according to default setting see Table 6 on page 25 , all voltages referenced to PGND and SGND, positive currents flow into the UBA20260, unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $I_{\text {det(dis)bst }}$ | boost disable detection current | $\mathrm{V}_{C B}=0 \mathrm{~V}$ | -30 | -25 | -20 | $\mu \mathrm{~A}$ |
| $\mathrm{t}_{\mathrm{t}(\text { (bst-burn })}$ | transition time from boost to burn | $\mathrm{C}_{\mathrm{CP}}=470 \mathrm{nF} ; \mathrm{T}_{\mathrm{j}}<80^{\circ} \mathrm{C}$ | - | 3.6 | - | s |
| Pin CSI |  | lamp current boost ratio | $\mathrm{V}_{\mathrm{i}(\mathrm{CSII}}$ in boost state versus $\mathrm{V}_{\mathrm{i}(\mathrm{CSI}}$ in <br> burn state; default start-up state <br> (no dimming) | 1.4 | 1.5 | 1.6 |
| $\mathrm{~N}_{\text {LCBR }}$ |  | V |  |  |  |  |
|  |  |  |  |  |  |  |

Coil saturation protection and overcurrent detection
Input: pin SLS

| $\mathrm{V}_{\text {th(sat)SLS }}$ | saturation threshold voltage on pin SLS | ignition state | 2.3 | 2.5 | 2.7 | V |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {th(ocp) }}$ SLS | overcurrent protection threshold voltage on pin SLS | boost state and burn state | 2.3 | 2.5 | 2.7 | V |
| $\mathrm{t}_{\text {eb }}$ | leading edge blanking time | detection disabled for first part of GLS time | - | 800 | - | ns |
| Output pin Cl |  |  |  |  |  |  |
| $\mathrm{l}_{\mathrm{o} \text { (sink) }} \mathrm{Cl}$ | sink output current on pin Cl | $\mathrm{V}_{\mathrm{CI}}=2 \mathrm{~V}_{\mathrm{F}} \mathrm{V}_{\mathrm{i}(\mathrm{SLS})}>\mathrm{V}_{\mathrm{th}(\mathrm{sat}) \mathrm{SLS}}$; cycle clocked | 26 | 29 | 32 | $\mu \mathrm{A}$ |
| Output pin CF |  |  |  |  |  |  |
| $\Delta \mathrm{l}_{\text {(sat)CF }}$ | saturation output current difference on pin CF | $\mathrm{V}_{\mathrm{CF}}=1.5 \mathrm{~V} \text {; ignition state; }$ LS switch = on | - | 160 | - | $\mu \mathrm{A}$ |
| Ignition current detection |  |  |  |  |  |  |
| Input pin CSI |  |  |  |  |  |  |
| $\mathrm{V}_{\text {th(det)ign(CSI) }}$ | ignition detection threshold voltage on pin CSI |  | 0.55 | 0.6 | 0.65 | V |
| $\mathrm{t}_{w(\text { det }) \text { ign(min) }}$ | minimum ignition detection pulse width | $\mathrm{V}_{\text {th(det) }{ }^{\text {gnn(CSI) }}}=0.75 \mathrm{~V}$ square pulse | 685 | 885 | 1085 | ns |

Capacitive mode detection
Input pin SLS

| $\mathrm{V}_{\text {th(capm) }} \mathrm{SLS}$ | capacitive mode threshold voltage on pin SLS |  | [4] -15 | -5 | 0 | mV |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output pin Cl |  |  |  |  |  |  |
| $\mathrm{l}_{\mathrm{O} \text { (sink) } \mathrm{Cl}}$ | sink output current on pin Cl | $\mathrm{V}_{\mathrm{i}(\mathrm{SLS})}>\mathrm{V}_{\mathrm{th}(\mathrm{capm}) \mathrm{SLS} ;} \mathrm{V}_{\mathrm{CI}}=2 \mathrm{~V}$; ignition state or boost and burn state | 26 | 29 | 32 | $\mu \mathrm{A}$ |

Lamp current sensor and dimming control
Input pin CSI

| $\mathrm{R}_{\mathrm{i}(\mathrm{CSI})}$ | input resistance on pin CSI | $\mathrm{V}_{\mathrm{i}(\mathrm{CSI})}=1 \mathrm{~V}$ | 1 | - | - | $\mathrm{M} \Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{i}(\mathrm{CSI})}=-1 \mathrm{~V}$ | 40 | 50 | 60 | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{\mathrm{i}(\mathrm{CSI})}$ | input voltage on pin CSI | rectification linear for operation | -2.5 | - | +2.5 | V |
|  |  | minimum dim level; $\mathrm{R}_{\operatorname{ext}(\text { RREF })}=33 \mathrm{k} \Omega ; \mathrm{R}_{\mathrm{MDL}}=2 \mathrm{k} \Omega$ | 44 | 50 | 56 | mV |
| $\mathrm{V}_{\text {clamp(CSI) }}$ | clamping voltage on pin CSI | RMS voltage; clamp active; default start-up burn state; 100 \% on | - | 1 | - | V |

Table 5. Characteristics ...continued
$V_{D D}=13 \mathrm{~V} ; V_{F S}-V_{H B O}=13 \mathrm{~V} ; T_{\text {amb }}=25^{\circ} \mathrm{C}$; settings according to default setting see Table 6 on page 25 , all voltages referenced to PGND and SGND, positive currents flow into the UBA20260, unless otherwise specified.

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\Delta \mathrm{V}_{\text {dim2(CSI) }}$ | dimming 2 voltage difference on pin CSI | RMS voltage; offset from $\mathrm{V}_{\mathrm{i}(\mathrm{CSI})}$ at DIM_2 compared to MDL | 330 | 350 | 370 | mV |
| $\Delta \mathrm{V}_{\text {dim3(CSI) }}$ | dimming 3 voltage difference on pin CSI | RMS voltage; offset from $\mathrm{V}_{\mathrm{i}(\mathrm{CSI})}$ at DIM_3 compared to MDL | 90 | 100 | 110 | mV |
| Output pin Cl |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{o}(\mathrm{Cl})}$ | output current on pin Cl | burn state; $\mathrm{V}_{\mathrm{CI}}=2 \mathrm{~V}$; source (-) and sink (+) | 85 | 95 | 105 | $\mu \mathrm{A}$ |
| Input pin MDL (minimum dimming level) |  |  |  |  |  |  |
| $I_{\text {source(MDL) }}$ | source current on pin MDL |  | -26.3 | -25 | -23.7 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{MDL}}$ | voltage on pin MDL | $\mathrm{R}_{\text {ext(RREF) }}=33 \mathrm{k} \Omega ; \mathrm{R}_{\mathrm{MDL}}=2 \mathrm{k} \Omega$ | - | 50 | - | mV |
| Temperature protection |  |  |  |  |  |  |
| $\mathrm{T}_{\mathrm{j} \text { (otp) }}$ | overtemperature protection junction temperature |  | 145 | 160 | 170 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{j} \text { (otp)hys }}$ | hysteresis overtemperature protection junction temperature |  | 10 | 20 | 30 | ${ }^{\circ} \mathrm{C}$ |
| Input pin CSI |  |  |  |  |  |  |
| $\mathrm{V}_{\text {otp(CSI) }}$ | overtemperature protection voltage on pin CSI | $\begin{aligned} & \text { RMS voltage; } R_{\text {ext(RREF) }}=33 \mathrm{k} \Omega ; \\ & R_{\mathrm{MDL}}=2 \mathrm{k} \Omega ; \mathrm{T}_{\mathrm{j}}>\mathrm{T}_{\mathrm{j}(\text { (opt })}-\mathrm{T}_{\mathrm{j}(\mathrm{hys})(\text { otp) }} \end{aligned}$ | 380 | 400 | 420 | mV |

[1] See Table 6 on page 25 for the default settings.
[2] The half-bridge output switching frequency ( HBO ). The saw-tooth frequency on pin CF is twice as high.
[3] Data sampling of $\mathrm{V}_{\mathrm{ph}(S L S)}$ is performed at the end of the LS power MOSFET conduction period in preheat state.
[4] Data sampling of $V_{\text {th(capm }) S L s}$ is performed at the start of conduction of the LS power MOSFET, in all states with oscillator active.

## 11. Application information

### 11.1 Design equations

All described equations are only valid for $R_{\operatorname{ext}(\text { RREF })}=33 \mathrm{k} \Omega$.
11.1.1 $\quad \mathrm{C}_{\mathrm{CP}}$ related timing equations

- Preheat time
$t_{p h}=\frac{C_{C P}}{I_{o(C P)}} \times\left(16 \times V_{h y s(C P)}+5-V_{t h(C P) \max }\right)$
- Ignition enabling time
$t_{e n(i g n)}=\frac{C_{C P}}{I_{o(C P)}} \times 4 \times V_{h y s(C P)}$
- Overcurrent fault time
$t_{\text {fault }(0 c)}=\frac{C_{C P}}{I_{o(C P)}} \times\left(5-V_{\text {th(CP)min }}\right)$
- Transition to burn time
$t_{t(\text { bst-burn })}=\frac{C_{C P}}{I_{o(C P)}} \times\left(64 \times V_{\text {hys }(C P)}+5-V_{t h(C P) \max }\right)$
- Retain time step dimming
$t_{\operatorname{ret}(d i m)}=\frac{C_{C P}}{I_{\operatorname{ret}(\operatorname{dim}) C P}} \times\left(5-V_{\operatorname{ret}(\operatorname{dim}) C P}\right)$
- Restart delay time
$t_{d(\text { restart })}=C_{C P} \times \frac{\left(V_{\text {th(CP)max }}-V_{\text {th(rel }) C P}\right)}{I_{\text {restart }(C P)}}$
Where $I_{\text {restart(CP) }}=0.5 \mu \mathrm{~A}$ (typical).
11.1.2 $\mathrm{C}_{\mathrm{CB}}$ related timing equation
- Boost time
$t_{b s t}=\frac{C_{C B}}{I_{o(C B)}} \times\left(126 \times V_{\text {hys }(C B)}+V_{t h(C B) \min }-0.6\right)$
11.1.3 $\mathrm{C}_{\mathrm{CF}}$ related frequency equations
- Maximum bridge frequency

$$
\begin{equation*}
f_{\text {bridge(max) }}=\frac{0.5}{\frac{C_{C F}+C_{p a r}}{I_{o(C F) \max }} \times V_{t h(C F) \max }+t_{d c h}} \tag{8}
\end{equation*}
$$

Where $\mathrm{C}_{\mathrm{par}}=4.7 \mathrm{pF}$ and $\mathrm{t}_{\mathrm{dch}}=0.4 \mu \mathrm{~s}$.

- Minimum bridge frequency with disabled boost

$$
\begin{equation*}
f_{\text {bridge(min) }}=\frac{0.5}{\frac{C_{C F}+C_{p a r}}{I_{o(C F) \min }} \times V_{t h(C F) \max }+t_{d c h}} \tag{9}
\end{equation*}
$$

- Minimum bridge frequency with enabled boost

$$
\begin{equation*}
f_{\text {bridge(bst)min }}=\frac{0.5}{\frac{C_{C F}+C_{p a r}}{I_{o(b s t) C F}} \times V_{t h(C F) \max }+t_{d c h}} \tag{10}
\end{equation*}
$$

11.1.4 RSLS related preheat current

$$
\begin{equation*}
I_{p h(M)}=\frac{V_{p h(S L S)}}{R_{S L S}} \tag{11}
\end{equation*}
$$

$I_{p h(R M S)} \approx \frac{V_{p h(S L S)}}{R_{S L S} \times \sqrt{3}}$
11.1.5 $\mathrm{R}_{\text {MDL }}$ related minimum dimming level

- MDL threshold voltage

$$
\begin{equation*}
V_{M D L}=R_{M D L} \times I_{\text {source }(M D L)} \tag{13}
\end{equation*}
$$

### 11.2 Application Diagram



Fig 12. UBA20260 default application diagram

Detailed in Table 6 is a list of typical application components. See Figure 12.

Table 6. Typical application components for a 230 V (AC) mains application

| Reference | Component | Description |
| :---: | :---: | :---: |
| R1 | $4.7 \Omega$ | 2 W fusible resistor |
| R5; R6 | 220 k ת |  |
| R8 | $2.2 \mathrm{k} \Omega$ |  |
| R9 | $1 \mathrm{k} \Omega$ |  |
| $\mathrm{R}_{\text {REF }}$ | 33 k ; 1 \% |  |
| $\mathrm{R}_{\text {SLS }}$ | $1.2 \Omega$ | adjust for preheat current |
| $\mathrm{R}_{\text {MDL }}$ | $1 \mathrm{k} \Omega$ | adjust for minimum lamp current |
| $\mathrm{R}_{\mathrm{CSI}}$ | $8.2 \Omega$ | adjust for nominal lamp current |
| C1 | 47 nF; 630 V |  |
| C2 | 22 nF; 630 V |  |
| C3 | $47 \mathrm{nF} ; 400 \mathrm{~V}$ |  |
| C4 | $10 \mu \mathrm{~F} ; 400 \mathrm{~V}$ |  |
| C5 | $4.7 \mathrm{nF} ; 1 \mathrm{kV}$ | lamp capacitor |
| C6 | 68 nF; 250 V |  |
| C7 | 100 pF |  |
| C8 | $47 \mathrm{nF} ; 400 \mathrm{~V}$ |  |
| C9 | 560 pF; 500 V | $\mathrm{V}_{\text {DD }}$ charge pump capacitor |
| C10 | not mounted |  |
| C11 | 68 nF; 250 V |  |
| C12 | 100 nF |  |
| C13 | 470 nF |  |
| C15 | 220 nF |  |
| C16 | not mounted |  |
| C17 | 22 nF; 400 V |  |
| $\mathrm{C}_{C B}$ | 150 nF |  |
| $\mathrm{C}_{C P}$ | 330 nF |  |
| $\mathrm{C}_{\text {CF }}$ | 100 pF ; 2 \% |  |
| Q1; Q2 | SPS02N60C3 |  |
| D1 to D4 | 1N4007 |  |
| D5; D6 | 1N4937 |  |
| D7 | BZX84JC12 |  |
| D8 | BAS20 |  |
| L1 | 4.7 mH | mains filter inductor; $\mathrm{I}_{\text {SAT }}=300 \mathrm{~mA}$ |
| L2 | Würth Elektronik: 7608000902 | 2000/21.31.3/22 $\mu \mathrm{H}$ lamp inductor |

## 12. Package outline



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | $\mathbf{A}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{m a x}$ |  | $\mathbf{A}_{\mathbf{1}}$

Note

1. Plastic or metal protrusions of 0.15 mm ( 0.006 inch ) maximum per side are not included.

| OUTLINE <br> VERSION | REFERENCES |  |  |  | EUROPEAN <br> PROJECTION | ISSUE DATE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | IEC | JEDEC | JEITA |  |  |  |
| SOT109-1 | $076 E 07$ | MS-012 |  |  | $-99-12-27$ |  |

Fig 13. Package outline SOT109-1 (SO16)

## 13. Abbreviations

| Table 7. | Abbreviations |
| :--- | :--- |
| Acronym | Description |
| CFL | Compact Fluorescent Lamp |
| CMP | Capacitive Mode Protection |
| DSR | Double-Sided Rectifier |
| ESD | ElectroStatic Discharge |
| HS | High-Side |
| LS | Low-Side |
| MDL | Minimum Dimming Level |
| OCP | OverCurrent Protection |
| OPP | OverPower Protection |
| OTA | Operational Transconductance Amplifier |
| OTP | OverTemperature Protection |
| RMS | Root Mean Square |
| SR | Slew Rate |
| UVLO | UnderVoltage LockOut |
| VCO | Voltage Controlled Oscillator |

## 14. Revision history

Table 8. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| :--- | :--- | :--- | :--- | :--- |
| UBA20260 v. 2 | 20111010 | Product data sheet | - | UBA20260 v. 1 |
| UBA20260 v. 1 | 20110909 | Objective data sheet | - | - |

## 15. Legal information

### 15.1 Data sheet status

| Document status $\underline{[1][2]}$ | Product status $[3]$ | Definition |
| :--- | :--- | :--- |
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term 'short data sheet' is explained in section "Definitions".
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com

### 15.2 Definitions

Draft - The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet - A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.
Product specification - The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

### 15.3 Disclaimers

Limited warranty and liability - Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.
In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.
Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.
Suitability for use - NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or
malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications - Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.
Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products
NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.
Limiting values - Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale - NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license - Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control - This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products - Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

## 16. Contact information

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

## 17. Contents

1 General description ..... 1
2 Features and benefits ..... 113
2.1 Half-bridge features ..... 114
Preheat and ignition features ..... 1
2.3 Lamp boost features ..... 1
2.4 Dim features ..... 2
2.5 Protection ..... 2
2.6 Other features ..... 2
3 Applications ..... 2
4 Ordering information. ..... 2
5 Block diagram ..... 3
6 Pinning information ..... 4
6.1 Pinning ..... 4
6.2 Pin description ..... 4
7 Functional description ..... 5
7.1 Supply voltage ..... 5
7.2 Lamp start-up cycle ..... 6
7.2.1 Reset state ..... 6
7.2.2 Start-up state ..... 6
7.2.3 Preheat state ..... 6
7.2.4 Ignition state ..... 7
7.2.5 Boost state and transition to burn state ..... 8
7.2.6 Burn state ..... 9
7.2.7 Hold state ..... 10
7.3 Oscillation and timing ..... 11
7.3.1 Oscillator control. ..... 11
7.3.2 Combined timing circuit ..... 12
7.4 Step dimming ..... 12
7.5 Protection functions and Power-down mode ..... 14
7.5.1 Coil saturation protection ..... 14
7.5.2 Overcurrent protection ..... 15
7.5.3 Overpower protection ..... 15
7.5.4 Capacitive mode protection ..... 15
7.5.5 Overtemperature protection ..... 16
7.5.6 Power-down mode ..... 16
8 Limiting values ..... 17
9 Thermal characteristics ..... 17
10 Characteristics ..... 18
11 Application information. ..... 22
11.1 Design equations ..... 22
11.1.1 $\quad \mathrm{C}_{\mathrm{CP}}$ related timing equations ..... 22
11.1.2 $\quad \mathrm{C}_{\mathrm{CB}}$ related timing equation ..... 22
11.1.3 $\quad C_{C F}$ related frequency equations ..... 23
11.1.4 $R_{\text {SLs }}$ related preheat current ..... 23
11.1.5 $\quad R_{M D L}$ related minimum dimming level. ..... 23
11.2 Application Diagram ..... 24
Package outline ..... 26
Abbreviations ..... 27
Revision history ..... 27
15 Legal information ..... 28
Data sheet status ..... 28
15.2 Definitions ..... 28
15.3 Disclaimers ..... 28
Trademarks ..... 29
Contact information ..... 29
Contents ..... 30

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

