

TFT COLOR LCD MODULE

NL160120AC27-01

54cm (21.3 Type) UXGA



(1st edition)

All information is subject to change without notice.

INTRODUCTION

No part of this document shall be copied in any form or by any means without the prior written consent of NEC Corporation.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a product described herein or any other liability arising from use of such application. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or of others.

While NEC Corporation has been making continuous effort to enhance the reliability of its products, the possibility of failures cannot be eliminated entirely. To minimize risks of damage to property or injury to person arising from a failure in an NEC product, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.

NEC products are classified into the following three quality grades: "Standard", "Special", "Specific"

The *"Specific"* quality grade applies only to applications developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a product depend on its quality grade, as indicated below. Customers must check the quality grade of each application before using it in a particular application.

- *Standard:* Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- *Special:* Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, antidisaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- *Specific:* Military systems, aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems (medical equipment, etc.) and any other equipment

The quality grade of this product is "*Standard*" unless otherwise specified in this document. If customers intend to use this product for applications other than those specified for "*Standard*" quality grade, they should contact NEC Corporation sales representative in advance.

Anti-radioactive design is not implemented in this product.

CONTENTS

INTRODUCTION	2
1. OUTLINE	
1.1 DESCRIPTION	
1.2 APPLICATIONS	
1.3 FEATURES	
1.4 STRUCTURE AND FUNCTION	
2. GENERAL SPECIFICATIONS	
3. BLOCK DIAGRAM	
4. SPECIFICATIONS	
4.1 GENERAL SPECIFICATIONS	7
4.2 ABSOLUTE MAXIMUM RATINGS	
4.3 ELECTRICAL CHARACTERISTICS	
4.4 POWER SUPPLY SEQUENCE	
4.5 INTERFACE PIN CONNECTIONS	
4.6 PIN FUNCTIONS	
4.7 FUNCTIONS	
4.7.1 HOW TO USE THE ABOVE FUNCTIONS	
4.7.2 SERIAL COMMUNICATION TIMINGS	
4.8 EXPANSION FUNCTIONS	
4.8.1 HOW TO USE EXPANSION MODES	
4.8.2 SETTING SERIAL DATA FOR EXPANSION	
4.8.3 DISPLAY IMAGES	
4.8.4 COLOR CONTROL FUNCTIONS AND GRAPHIC IMAGE	
4.9 OSD FUNCTIONS	
4.10 OUTSIDE CONTROL FOR LUMINANCE	
4.11 INPUT SIGNAL TIMINGS	
4.11.1 UXGA MODE(STANDARD)	35
4.11.2 TIMING FOR GENERATING CLAMP SIGNAL INTERNALLY	
4.11.3 TIMING FOR INPUTTING CLAMP SIGNAL FROM OUTSIDE	
4.12 INPUT SIGNALS AND DISPLAY POSITIONS	
4.12.1 UXGA STANDARD TIMINGS	
4.13 OPTICAL CHARACTERISTICS	
5. RELIABILITY TEST	
6. PRECAUTIONS	
6.1 MEANING OF CAUTION SIGNS	
6.2 CAUTIONS	
6.3 ATTENTIONS	
6.3.1 Handling of the product	
6.3.2 Environment	
6.3.3 Characteristics	
6.3.4 Other	
7. OUTLINE DRAWINGS	
7.1 Front view	
7.2 Rear view	

1. OUTLINE

1.1 DESCRIPTION

NL160120AC27-01 is a TFT (thin film transistor) active matrix color liquid crystal display (LCD) comprising amorphous silicon TFT attached to each signal electrode, a driving circuit and a backlight. NL160120AC27-01 has a built-in backlight with an inverter.

The 54cm (21.3 Type) diagonal display area contains 1600×1200 pixels and can display full-color (more than 16 million colors simultaneously). Also, it has wide viewing angle and multi-scan function. Therefore, this module calls Super Fine TFT.

1.2 APPLICATIONS

- Desk top PCs, Engineering work stations
- Display terminals for control systems
- Monitors

1.3 FEATURES

- Ultra wide viewing angle (with lateral electric field)
- Multi-scan function: e.g., UXGA, SXGA, XGA, SUN, MAC, SVGA, VGA, VGA-TEXT
- Color control functions (sub-contrast each R, G, B, sub-brightness each R, G, B)
- Wide color gamut (Typ.60%, at center, to NTSC)
- High luminance (200cd/m² Typ.) and low reflection
- Analog RGB signals
- Incorporated direct type backlight (twelve lamps, inverter)
- Replaceable backlight unit (part number: 213LHS01)
- Replaceable inverter (part number: 213PW011)
- UL1950 Third Edition (File No.E170632) and CSA-C22.2 No.950-95 (File No.E170632)
- On-Screen Display

Application with the OSD function might conflict with patents in Europe and/or the U.S.A. If you apply the OSD function please do so in accordance with the patent regulations of your location.

VESA: Video Electronics Standards Association DPMS: Display Power Management Signaling DDC1: Display Data Channel 1 DDC2B: Display Data Channel 2B

1.4 STRUCTURE AND FUNCTION

A color TFT (thin film transistor) LCD module is comprised of a TFT liquid crystal panel structure, LSIs for driving the TFT array, and a backlight assembly. Sandwiching liquid crystal material in the narrow gap between a TFT array glass substrate and a color filter glass substrate creates the TFT panel structure. After the driver LSIs are connected to the panel, the backlight assembly is attached to the backside of the panel.


RGB (red, green, blue) data signals from a source system are modulated into a form suitable for active matrix addressing by the onboard signal processor and sent to the driver LSIs which in turn addresses the individual TFT cells.

Acting as an Electro-optical switch, each TFT cell regulates light transmission from the backlight assembly when activated by the data source. By regulating the amount of light passing through the array of red, green, and blue dots, color images are created with clarity.

2. GENERAL SPECIFICATIONS

Display area	432.0 (W) × 324.0 (H) mm (typ.)
Diagonal size of display	54.0 cm (21.3 inches)
Drive system	a-Si TFT active matrix
Display color	full-color
Pixel	1600 (H) × 1200 (V) pixels
Pixel arrangement	RGB (Red dot, Green dot, Blue dot) vertical stripe
Dot pitch	0.090 (W) × 0.270 (H) mm
Pixel pitch	0.270 (W) × 0.270 (H) mm
Module size	$470.0 \pm 1.0 \text{ (W)} \times 382.0 \pm 1.0 \text{ (H)} \times 42.5 \text{ (D) mm (max.)}$
Weight	2,750 g (typ.)
Contrast ratio	300:1 (typ.)
Viewing angle	 At the contrast ratio 10:1 Horizontal: Left side 85° (typ.), Right side 85° (typ.) Vertical: Up side 85° (typ.), Down side 85° (typ.)
Designed viewing direction	• Optimum grayscale (γ=2.2): perpendicular
Polarizer pencil-hardness	3H (min.) [by JIS K5400]
Color gamut	At LCD panel center 60 % (typ.) [against NTSC color space]
Response time	31 ms (typ.), "black" to "white"
Luminance	200 cd/m ² (typ.)
Signal system Power supply voltage	Analog RGB signals, Synchronous signals (Hsync, Vsync), Dot clock (CLK) LCD panel signal processing board: 12V Backlight inverter: 12.0V
Backlight	Direct light type: 12 cold cathode fluorescent lamps with inverter
	Replaceable parts • Backlight unit: type No. 213LHS01 • Inverter: type No. 213PW011

3. BLOCK DIAGRAM



Note1: GND is connected to Frame (FG). Neither GND nor Frame (FG) is connected to GNDB and these grounds should be connected to system ground in customer equipment.

4. SPECIFICATIONS

4.1 GENERAL SPECIFICATIONS

Item	Content	
Module size	e $470.0 \pm 1.0 \text{ (H)} \times 382.0 \pm 1.0 \text{ (V)} \times 42.5 \text{ Max. (D)}$	
Display area $432.0 (H) \times 324.0 (V)$ [Diagonal display area: 54 cm (Type: 21.3)]		mm
Number of pixels	1600 (H) × 1200 (V)	pixel
Pixel pitch	ixel pitch $0.270 (H) \times 0.270 (V)$	
Dot pitch	ot pitch $0.090 (H) \times 0.270 (V)$	
Pixel arrangement	RGB (Red, Green, Blue) vertical stripe	-
Display colors	y colors Full color	
Weight	2750 (Typ.), 2850 (Max.)	g

4.2 ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Unit	Remarks
Supply voltage	VDD	-0.3 to +14	V	$Ta = 25^{\circ}C$
Supply voltage	VDDB	-0.3 to +14	V	1a = 25 C
Logic input voltage	Vin1	-0.3 to +5.5	V	
R,G, B input voltage	Vin2	-6.0 to +6.0	V	$Ta = 25^{\circ}C$
CLK input voltage	Vin3	-7.0 to +7.0	V	VDD = 12V
BRTL input voltage	Vin4	-0.3 to +1.5	V	
Storage temp.	Tst	-20 to +60	°C	-
Operating temp.	Тор	0 to +55	°C	Note1
		≤ 95	%	Ta ≤ 40 °C
Relative humidity (RH) Note2		≤ 85		$40 < Ta \le 50 \ ^{\circ}C$
INOIC2		≤ 70	%	50 < Ta ≤ 55 °C
Absolute humidity		≤ 73	α/m^3	Ta > 55 °C
Note2		Not	$e3 g/m^3$	1a > 55 °C

Note1: Measured at the module surface (including self-heat)

Note2: No condensation

Note3: Ta = 55°C, RH = 70%

4.3 ELECTRICAL CHARACTERISTICS

(1) Logic, LCD driving, Backlight

						$(Ta = 25^{\circ}C)$
Item	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply voltage	VDD	11.4	12.0	12.6	V	for LCD driving
Supply voltage	VDDB	10.8	12.0	13.2	V	for backlight
Logic input " L " voltage	ViL1	0	-	0.8	V	
Logic input "H" voltage	ViH1	2.0	-	5.25	V	
CLK input voltage	ViCLK	0.6	-	1.0	Vp-p	for CLK
CLK DC input voltage	ViDCCLK	-4.5	-	+4.5	V	IOI CLK
Logic input " L " current 1	IiL1	-10	-	-	μΑ	for Hsync, Vsync
Logic input "H" current 1	IiH1	-	-	160	μA	ioi risyne, v syne
Logic input " L " current 2	IiL2	-900	-	-	μΑ	for POWC, CNTSEL,
Logic input "H" current 2	IiH2	-	-	10	μΑ	CPSEL, ADJSEL
Logic input " L " current 3	IiL3	-10	-	-	μΑ	for CNTDAT, CNTSTB,
Logic input "H" current 3	IiH3	-	-	150	μA	CNTCLK, CNTSTB2
Logic input " L " current 4	IiL4	-10	-	-	μΑ	for CLAMP, OSDENI, OSDRI, OSDGI,
Logic input "H" current 4	IiH4	-	-	1440	μΑ	OSDBI
Logic input " L " current 5	IiL5	-1.6	-	-	mA	for BRTP
Logic input "H" current 5	IiH5	-	-	3.5	mA	IOI DKIT
Logic input " L " current 6	IiL6	-610	-	-	μA	for BRTC, PWSEL
Logic input "H" current 6	IiH6	-	-	440	μΑ	IOI DATC, PWSEL
	IDD		1200	1400	mA	for LCD driving
	IDD	-	Note1	Note2	IIIA	VDD = 12.0V
Supply current			3550	4000		for backlight
	IDDB	-	Note1	Note2	mA	VDDB = 12.0V
			10001	110102		(Max. luminance)

Note1: Checker flag pattern

Note2: Theoretical maximum current pattern

(2) Input equivalent circuit

Signals	Equivalent circuit			
CLK	Input \sim 1000pF 510Ω			
Hsync, Vsync, CNTDAT, CNTCLK, CNTSTB, CLAMP, CNTSTB2	Input $47k\Omega$			
R, G, B	Input 75Ω			
POWC, CNTSEL, CPSEL, ADJSEL	3.3V 4.7kΩ			
OSDRI, OSDGI, OSDBI, OSDENI	Input 5kΩ			


(3) Video signal (R, G, B) input

					$(Ta = 25^{\circ}C)$
Item	Min.	Тур.	Max.	Unit	Remarks
Maximum amplitude (white - black)	0 (black)	0.7 (white)	Note1		Need to adjust contrast if input more 0.7Vp-p
DC input level (black)	-3.5	-	+3.5	V	-


Note1: Total value of video signal amplitude and sync amplitude are 1.4Vp-p max.

Remark: If input signals have noise, the display may include noise. And in case that frequency is bad characteristics, the display becomes blurry indication.

4.4 POWER SUPPLY SEQUENCE



Note1: Synchronous signals, Control signals, CLK




- (1) Logic signals (synchronous signals and control signals) must be "0" voltage (V), when VDD is not input. If input voltage to signal lines is higher than 0.3 V, the internal circuit will be damaged.
- (2) LCD module will shut down the power supply of driving voltage to LCD panel internally, when one of CLK, Hsync, and Vsync is not input more than 90 ms typically. As the display data are unstable in this period, the display maybe disordered. But the backlight works correctly even this period. So the backlight should be controlled by BRTC signal.
- (3) The backlight ON/OFF (BRTC signal) should be controlled while logic signals are supplied. The backlight power supply (VDDB) is not related to the power supply sequence. However, unstable data will be displayed when the backlight power is turned ON with no logic signals.
- (4) Keep POWC signal "L" more than 200 ms after the power supply (VDD) is input, if POWC signal is controlled.


- (5) Analog RGB inputs are independent from this power supply sequence.
- (6) The protection circuit makes the backlight turns off, when BRTP signal "L" input more than 50 ms.
- (7) Do not input ACA signal "H" and/or PWSEL signal "H", if VDD is 0V or BRTC signal is "L".
- (8) Ripple of supply voltage

	VDD	VDDB
	(for logic and LCD driver)	(for backligth)
Acceptable range	≤ 100 m Vp-p	≤ 200 m Vp-p
NT · 1 (751 · 1.1		


Note 1: The acceptable range of ripple voltage includes spike noise.

Example of the power supply connection





(9) Inverter current wave



- Note1: The power supply lines (VDDB and GNDB) have large ripple voltage while dimming. There is the possibility that the ripple voltage produce an acoustic noise and signal wave noise in a system circuit (e.g. audio circuit). If the noise occurred in a system circuit please assembles an aluminum electrolytic capacitor (5000 to 6000μF) between the power source lines (VDDB and GNDB), and the aluminum electrolytic capacitor will be able to reduce the noise.
- Note2: Please refer to 4.6 PIN FUNCTIONS Note2 "luminance control by voltage and a variable resister."

(10) Fuse

	Fi	_	Fusing		
Fusing line	Туре	Supplier	Rating	current Note1	
VDD	VDD CCF1NTE4 KOA Co		4.0 A	8.0 A	
VDD	CCFINIE4	KOA Corporation	60 V	0.0 A	
VDDB	R451007	Littel Fuse Inc.	7.0 A	14.0 A	
VDDB	131007	Litter Fuse Inc.	125 V	14.0 A	

Note1: The power supply capacity should be more than the fusing current. If the power supply capacity is less than the fusing current, the fuse may not blow for a short time, and then nasty smell, smoking and so on may occur.

4.5 INTERFACE PIN CONNECTIONS

(1) CN1 socket

Part No.: Adaptable plug:

 MRF03-6R-SMT
 g: MRF03-6PR-SMT (For board to board type) MRF03-6P-1.27 (For cable type)

Supplier:	HIROS	HIROSE ELECTRIC Co., Ltd.						
Pin No.	Symbol	Pin No.	Symbol					
1	В	4	Vsync					
2	G	5	Hsync					
3	R	6	CLK					

Figure from socket view

_				
	1	2	 5	6

(2) CN2 socket

Part No.: IL-Z-8PL-SMTY Adaptable plug: IL-Z-8S-S125C3

Supplier: Japan Aviation Electronics Industry Limited (JAE)

~ appnen					
Pin No.	Symbol	Pin No.	Symbol		
1	VDD	5	GND		
2	VDD	6	GND		
3	VDD	7	GND		
4	VDD	8	GND		

,			
Figure	from	socket	view

r			
8	7	 2	1

(3) CN3 socket

Part No.:	IL-Z-15PL-SMTY
Adaptable plug:	IL-Z-15S-S125C3

Supplier: Japan Aviation Electronics Industry Limited (JAE)

Pin No.	Symbol	Pin No.	Symbol
1	N.C.	9	GND
2	N.C.	10	CNTCLK
3	GND	11	CPSEL
4	GND	12	CLAMP
5	POWC	13	GND
6	CNTSEL	14	N.C.
7	CNTDAT	15	GND
8	CNTSTB		

Figure from socket view

15	$14 \cdots 2 1$	
15	14	

Note1: N.C. (No connection) must be open.

(4) CN4 socket

Part No.:	DF14A	-20P-1.25H	[
Adaptable p	olug: DF14-2	20S-1.25C	
Supplier:	HIROS	SE ELECTR	IC Co., Ltd.
Pin No.	Symbol	Pin No.	Symbol
1	GND	11	ADJSEL
2	OSDENI	12	N.C.
3	GND	13	CNTSTB2
4	OSDBI	14	GND
5	GND	15	N.C.
6	OSDGI	16	GND
7	GND	17	N.C.
8	OSDRI	18	N.C.
9	GND	19	N.C.
10	N.C.	20	N.C.
NT. (.1.1	$\mathbf{N} \mathbf{C}$ (NL and \mathbf{N}		1

Note1: N.C. (No connection) must be open.

Figure from socket view

(5) CN201 socket

Part No.:DF3-8P-2HAdaptable plug:DF3-8S-2CSupplier:HIROSE ELECTRIC Co., Ltd.

Pin No.	Symbol	Pin No.	Symbol
1	GNDB	5	VDDB
2	GNDB	6	VDDB
3	GNDB	7	VDDB
4	GNDB	8	VDDB

Figure from socket view

1 2 7 8

(6) CN202 socket

Part No.:	IL-Z-9PL-SMTY
Adaptable socket:	IL-Z-9S-S125C3


Supplier: Japan Aviation Electronics Industry Limited (JAE)


Pin No.	Symbol	Pin No.	Symbol
1	GNDB	6	BRTL
2	GNDB	7	BRTP
3	N.C.	8	GNDB
4	BRTC	9	PWSEL
5	BRTH		

Figure from socket view

9 8 2	1
-------	---

Note1: N.C. (No connection) must be open.





4.6 PIN FUNCTIONS

Symbol	I/O	Logic	Description
CLK	Input	Negative	Dot clock input. (ECL level) Timing signal for display data.
Hsync	Input	Negative	Horizontal synchronous signal input (TTL level)
Vsync	Input	Negative	Vertical synchronous signal input (TTL level)
R	Input	-	Red video signal input (0.7Vp-p, input impedance 75Ω)
G	Input	-	Green video signal input (0.7Vp-p, input impedance 75Ω)
В	Input	-	Blue video signal input (0.7Vp-p, input impedance 75Ω)
POWC	Input	Positive	Power control signal (TTL level)
			"H" or "open": Logic and LCD powers are on.
			"L" : Logic and LCD powers are off. (Note1)
CNTSEL	Input	-	Display control signal in case of serial communications.(TTL level)
			"H" or "Open": Default
			"L" : External control
	Turn 4	Dentit	Serial communications are set up by external control.
CNTDAT	Input	Positive	Display control data (TTL level) Detail of CNTDAT is mentioned in 4.7. FUNCTIONS.
CNTCLK	Input	Positive	CLK for display control data (TTL level)
CNICLK	mput	rositive	Detail of CNTCLK is mentioned in 4.7. FUNCTIONS.
CNTSTB	Input	Positive	Latch pulse for display control data (TTL level)
CIVIDID	mput	1 OSITIVE	Detail of CNTSTB is mentioned in 4.7. FUNCTIONS.
CPSEL	Input	-	Clamp function select signal (TTL level)
	p		"H" or "Open": Default
			"L" : CLAMP signal is possible.(External control)
CLAMP	Input	Negative	Clamp timing signal of black level (TTL level)
			This mode works in $CPSEL = "L"$.
BRTC	Input	Positive	Backlight ON/OFF control signal(TTL level)
_	r ···		"H" or "Open" : Backlight on
			"L" : Backlight off
BRTH	Input	-	Backlight luminance control-1(Note2)
	Termont.		Variable resistor control or voltage control
BRTL	Input	-	These controls work in BRTP = "Open".
DDTD	Input	-	Backlight luminance control-2 (TTL level) (Note2)
BRTP	mput		BRTP signal control
PWSEL	Input	-	Luminance control select signal (TTL level)
TWOLL	· ·		"H" or "Open": Variable resistor control or voltage control
			"L" : BRTP signal control
ADJSEL	Input	Positive	Contrast, brightness select control signal (TTL level)
			"H" or "Open": Default
			"L" : External control
			Serial communications are set up by external control.
	I		Server communications are set up by external control.

Symbol	I/O	Logic	Description
CNTSTB2	Input	Positive	Latch pulse2 for display control data
			Detail of CNTSTB2 is mentioned in 4.9. OSD FUNCTIONS.
OSDRI	Input	-	OSD Red input (TTL level)
			Detail of OSDRI is mentioned in 4.9. OSD FUNCTIONS.
OSDGI	Input	-	OSD Green input (TTL level)
			Detail of OSDGI is mentioned in 4.9. OSD FUNCTIONS.
OSDBI	Input	-	OSD Blue input (TTL level)
			Detail of OSDBI is mentioned in 4.9. OSD FUNCTIONS.
OSDENI	Input	Positive	OSD enable signal (TTL level)
			Detail of OSDENI is mentioned in 4.9. OSD FUNCTIONS.
VDD	-	-	VDD (+12V \pm 5%) power supply for logic and LCD driving.
VDDB	-	-	VDDB (+12V \pm 10%) power supply for backlight. (Note1)
GND	-	-	Ground for logic and LCD driving (VDD)
			GND is connected to the FG.
GNDB	-	-	Ground for backlight power supply (VDDB)
			GNDB is not connected to GND.

Note1: When POWC is "L", serial communication data is clear, please set again. When POWC is "L", logic input signal has to be all "0V". If more than "0.3V" is inputted, the LCD module may be broken.

Note2: Luminance control

Form	PWM	Voltage	Variable resistor
How to adjust	PWSEL="L"	PWSEL="H" or "Open	
110w to aujust		· · · · · · · · · · · · · · · · · · ·	*
	See 4.10.	BRTH should be fixed to 0V to	The variable resistor for luminance
	OUTSIDE	control luminance by voltage.	control should be $10k\Omega$ type, and zero
	CONTROL FOR	The range of input voltage	point of the resistor corresponds to the
	LUMINANCE	between BRTL and GNDB is as	minimum of luminance.
		follows.	
		Maximum luminance (100%) : 1V Minimum luminance (30%) : 0V	BRTH R BRTL R
			Maximum luminance (100%): R=10kΩ
			Minimum luminance (30%) : R= 0 Ω
			Mating variable resistor: $10k\Omega \pm 5\%$,
			B curve, 1/10W
			,

4.7 FUNCTIONS

This LCD module has following functions by	serial data input (table 1)
(1) Expansion mode:	See table 2 and 4.8. EXPANSION FUNCTIONS
(2) Control Display position (VERTICAL):	See table 3
(3) Control Display position (HORIZONTAL	L): See table 6
(4) Control CLK delay:	See table 4
(5) Change CLK fall/rise synchronous:	See table 5
(6) Sub-Contrast control:	See table 9, 10 and 4.8.4. COLOR
(7) Sub-Brightness control:	CONTROL FUNCTION AND GRAPHIC
	IMAGE
Set up the following items to work the above	functions
(A) CLK counts of horizontal period:	See table 7
(B) CLK frequency range:	See table 8

4.7.1 HOW TO USE THE ABOVE FUNCTIONS

If CNTSEL is "L", the above functions ((1)-(5)) are valid. (CNTSEL is "H" or "Open", default values are valid.) After serial data are transferred, the data is latched by CNTSTB. Once, the data is latched, the above functions ((1)-(5)) are effective.

If ADJSEL is "L", the above functions ((6)-(7)) are valid. (ADJSEL is "H" or "Open", default values are valid.) After serial data are transferred, the data is latched by CNTSTB2. Once, the data is latched, the above functions ((6)-(7)) are effective.

Keep CNTSTB/2 to be "L" during transferring data. Input data can be changed during power on, but LCD display may be disturbed. When the serial data are changed, NEC recommend that the backlight power is off using BRTC function.

DATA	DATA name	Function	
DATA D0	INT	Prohibit "0"	
D0	VEX4	Expansion mode	See table 2
D1 D2	VEX3	Expansion mode	
D2	VEX2	Expansion mode	
D3	VEX2 VEX1	Expansion mode	
D4 D5	VEX0	Expansion mode	-
D6	VD7	Vertical display position (MSB)	See table 3
D7	VD6	Vertical display position	
D8	VD5	Vertical display position	
D9	VD4	Vertical display position	_
D10	VD3	Vertical display position	
D11	VD2	Vertical display position	_
D12	VD1	Vertical display position	
D13	VD0	Vertical display position (LSB)	
D14	DELAY6	CLK delay (MSB)	See table 4
D15	DELAY5	CLK delay	
D16	DELAY4	CLK delay	
D17	DELAY3	CLK delay	
D18	DELAY2	CLK delay	_
D19	DELAY1	CLK delay	_
D20	DELAY0	CLK delay (LSB)	
D21	CKS	CLK signal	See table 5
D22	HD9	Horizontal display position (MSB)	See table 6
D23	HD8	Horizontal display position	
D24	HD7	Horizontal display position	
D25	HD6	Horizontal display position	
D26	HD5	Horizontal display position	
D27	HD4	Horizontal display position	
D28	HD3	Horizontal display position	
D29	HD2	Horizontal display position	
D30	HD1	Horizontal display position	
D31	HD0	Horizontal display position (LSB)	
D32	HSE11	CLK counts of horizontal period (MSB)	See table 7
D33	HSE10	CLK counts of horizontal period	
D34	HSE9	CLK counts of horizontal period	
D35	HSE8	CLK counts of horizontal period	
D36	HSE7	CLK counts of horizontal period	
D37	HSE6	CLK counts of horizontal period	
D38	HSE5	CLK counts of horizontal period	
D39	HSE4	CLK counts of horizontal period	
D40	HSE3	CLK counts of horizontal period	
D41	HSE2	CLK counts of horizontal period	
D42	HSE1	CLK counts of horizontal period	
D43	HSE0	CLK counts of horizontal period (LSB)	
D44	MOD2	CLK frequency select	See table 8
D45	MOD1	CLK frequency select	
D46	MOD0	CLK frequency select	

Table 1. CNTDAT (Serial data) Composition

DATA	DATA name	Function						
AD0	DAD0	Color adjust data (LSB)	See table 9					
AD1	DAD1	Color adjust data						
AD2	DAD2	Color adjust data						
AD3	DAD3	Color adjust data						
AD4	DAD4	Color adjust data						
AD5	DAD5	Color adjust data						
AD6	DAD6	Color adjust data						
AD7	DAD7	Color adjust data (MSB)						
AD8	DAA3	Color adjust select data (MSB)	See table 10					
AD9	DAA2	Color adjust select data						
AD10	DAA1	Color adjust select data						
AD11	DAA0	Color adjust select data (LSB)						

Table 1. CNTDAT Composition (continuation)

Table 2. Expansion mode (VEX4 to VEX0: 5bit)

VEX4	VEX3	VEX2	VEX1	VEX0	Vertical magnification	Display mode	Display image
0	0	0	0	0	1	UXGA	Standard Note1
0	0	0	0	1	-	Prohibit	
0	0	0	1	0	-	Prohibit	
0	0	0	1	1	2.0	SVGA	
0	0	1	0	0	2.5	VGA	
0	0	1	0	1	-	Prohibit	
0	0	1	1	0	-	Prohibit	
0	0	1	1	1	-	Prohibit	
0	1	0	0	0	-	Prohibit	
0	1	0	0	1	-	Prohibit	
0	1	0	1	0	-	Prohibit	
0	1	0	1	1	-	Prohibit	
0	1	1	0	0	1.17	SXGA	
0	1	1	0	1	1.38	1152×864 (VESA)	See 4.8.3.
0	1	1	1	0	-	Prohibit	DISPLAY
0	1	1	1	1	1.56	XGA	/ IMAGES
1	0	0	0	0	3.0	VGA-TEXT	
1	0	0	0	1	-	Prohibit	
1	0	0	1	0	-	Prohibit	
1	0	0	1	1	1.33	1152×900 (SUN)	
1	0	1	0	0	-	Prohibit	
1	0	1	0	1	-	Prohibit	
1	0	1	1	0	1.92	832×624 (MAC)	
1	0	1	1	1	-	Prohibit	
1	1	0	0	0	-	Prohibit	
1	1	0	0	1	-	Prohibit	
1	1	0	1	0	-	Prohibit	
1	1	0	1	1	-	Prohibit	
1	1	1	0	0	-	Prohibit	
1	1	1	0	1	-	Prohibit	
1	1	1	1	0	-	Prohibit	
1	1	1	1	1	-	Prohibit	ノ

Note1: Display mode is UXGA, when CNTSEL is "H" or "Open".

VD7	VD6	VD5	VD4	VD3	VD2	VD1	VD0	Vertical position [H] Note1
0	0	0	0	0	0	0	0	Prohibit
0	0	0	0	0	0	0	1	Prohibit
0	0	0	0	0	0	1	0	Prohibit
0	0	0	0	0	0	1	1	Prohibit
0	0	0	0	0	1	0	0	4
0	0	0	0	0	1	0	1	5
	•	•	•		•			
	•	•	•		•			
	•	•			•			
1	1	1	1	1	1	0	1	253
1	1	1	1	1	1	1	0	254
1	1	1	1	1	1	1	1	255 Note2

Table 3. Vertical display position (VD7 to VD0: 8bit)

Note1: The number of horizontal line between Vsync-fall and RGB data valid. Note2: The maximum number is based on horizontal line count of the display mode. Note3: Vertical position is fixed at 41H, when CNTCEL is "H" or "Open".

	•			,		DELAN	D 1	
DELAY	Delay	Relative	DELAY	Delay	Relative	DELAY	Delay	Relative
[60]	[ns]	value from "00H"	[60]	[ns]	value from "00H"	[60]	[ns]	value from "00H"
		[ns]			[ns]			[ns]
00H	4.22	0	30H	19.58	15.36	60H	35.00	30.78
00H	4.47	0.25	31H	19.38	15.66	61H	35.29	31.07
0111 02H	4.85	0.23	32H	20.26	16.04	62H	35.67	31.45
0211 03H	5.14	0.03	32H	20.20	16.33	63H	35.97	31.45
03H 04H	5.43	1.21	34H	20.35	16.63	64H	36.26	32.04
04H 05H	5.73	1.21	35H	20.85	16.92	65H	36.55	32.33
05H 06H	6.13	1.91	36H	21.14	17.32	66H	36.95	32.73
00H	6.43	2.21	37H	21.85	17.63	67H	37.25	33.03
07H 08H	6.69	2.47	38H	22.18	17.96	68H	37.54	33.32
09H	6.99	2.77	39H	22.49	18.27	69H	37.83	33.61
0AH	7.36	3.14	3AH	22.86	18.64	6AH	38.21	33.99
0BH	7.66	3.44	3BH	23.15	18.93	6BH	38.50	34.28
0CH	7.95	3.73	3CH	23.45	19.23	6CH	38.80	34.58
0DH	8.25	4.03	3DH	23.76	19.54	6DH	39.10	34.88
0EH	8.64	4.42	3EH	24.16	19.94	6EH	39.49	35.27
0EH 0FH	8.95	4.73	3FH	24.46	20.24	6FH	39.79	35.57
10H	9.29	5.07	40H	24.70	20.48	70H	40.17	35.95
11H	9.60	5.38	41H	25.00	20.78	71H	40.49	36.27
12H	9.98	5.76	42H	25.40	21.18	72H	40.87	36.65
13H	10.27	6.05	43H	25.70	21.48	73H	41.17	36.95
14H	10.57	6.35	44H	26.00	21.78	74H	41.47	37.25
15H	10.87	6.65	45H	26.29	22.07	75H	41.77	37.55
16H	11.26	7.04	46H	26.69	22.47	76H	42.17	37.95
17H	11.58	7.36	47H	26.98	22.76	77H	42.47	38.25
18H	11.87	7.65	48H	27.27	23.05	78H	42.74	38.52
19H	12.16	7.94	49H	27.56	23.34	79H	43.06	38.84
1AH	12.54	8.32	4AH	27.94	23.72	7AH	43.43	39.21
1BH	12.85	8.63	4BH	28.24	24.02	7BH	43.74	39.52
1CH	13.14	8.92	4CH	28.53	24.31	7CH	44.05	39.83
1DH	13.41	9.19	4DH	28.83	24.61	7DH	44.36	40.14
1EH	13.81	9.59	4EH	29.23	25.01	7EH	44.76	40.54
1FH	14.13	9.91	4FH	29.54	25.32	7FH	45.01	40.79
20H	14.41	10.19	50H	29.93	25.71		•	
21H	14.71	10.49	51H	30.23	26.01			
22H	15.08	10.86	52H	30.61	26.39			
23H	15.39	11.17	53H	30.91	26.69			
24H	15.68	11.46	54H	31.20	26.98			
25H	15.98	11.76	55H	31.50	27.28			
26H	16.37	12.15	56H	31.90	27.68			
27H	16.68	12.46	57H	32.20	27.98			
28H	16.97	12.75	58H	32.44	28.22			
29H	17.27	13.05	59H	32.75	28.53			
2AH	17.65	13.43	5AH	33.13	28.91			
2BH	17.95	13.73	5BH	33.42	29.20			
2CH	18.24	14.02	5CH	33.71	29.49			
2DH	18.53	14.31	5DH	34.01	29.79			
2EH	18.93	14.71	5EH	34.41	30.19			
2FH	19.23	15.01	5FH	34.73	30.51			

Table 4. CLK delay (DELAY6 to DELAY0: 7bit)

Note1: DELAY [6..0] is fixed at 00H, when CNTSEL is "H" or "Open".

Note2: This delay value is typical value at Ta=25°C. And the value varies by the ambient temperature and the module itself.

Please set up a preferable display position. See the following references.

^① Variation of CLK delay by temperature drift. (only reference) The temperature constant of CLK delay is 0.2%/°C.

Calculated example:

In case that delay time is 20ns at Ta=25°C.

- (a) In case of Ta rising to 50° C
 - Increase of delay time $\rightarrow (50^{\circ}\text{C} 25^{\circ}\text{C}) \times 0.002 \times 20\text{ns} = +1\text{ns}$
 - So, the total delay time is 21 ns at $Ta=50^{\circ}C$.
- (b) In case of Ta falling to $0^{\circ}C$
 - Decrease of delay time \rightarrow (0°C 25°C) × 0.002 × 20ns = -1ns So, the total delay time is 19 ns at Ta=0°C.
- 0 Variation of CLK delay time against each LCD module. (only reference) -10.5% to +14.4%

Table 5. CLK reverse signal

CKS	Function											
	ATA is sampled on rising edge of CLK.											
0												
1	DATA is sampled on falling edge of CLK.											
I												

Note1: CKS is set "0", when CNTSEL is "H" or "open".

Table 6. Horizontal display position (HD9 to HD0: 10bit)

	-	-	F J)	-	
HD9	HD8	HD7	HD6	HD5	HD4	HD3	HD2	HD1	HD0	Horizontal positions [CLK] Note1
0	0	0	0	0	0	0	0	0	0	Prohibit
0	0	0	0	0	0	0	0	0	1	Prohibit
•	•			•	•	•				
	•		•	•	•	•	•			
0	0	0	0	1	1	1	1	1	1	Prohibit
0	0	0	1	0	0	0	0	0	0	64
0	0	0	1	0	0	0	0	0	1	65
						•			•	
1	1	1	1	1	1	1	1	0	1	1021
1	1	1	1	1	1	1	1	1	0	1022
1	1	1	1	1	1	1	1	1	1	1023

Note1: The number of CLK between Hsync-fall and RGB data valid. Note2: Horizontal position is set at 496 CLK, when CNTSEL is "H" or "Open".

HSE	HSE	HSE9	HSE8	HSE7	HSE6	HSE5	HSE4	HSE3	HSE2	HSE1	HSE0	CLK count
11	10											Note1
0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	1	1
	•	•										
	•	•	•	•	•	•	•	•	•	•	•	
•	•	•	•	•	•	•	•	•	•	•		•
1	1	1	1	1	1	1	1	1	1	0	1	4093
1	1	1	1	1	1	1	1	1	1	1	0	4094
1	1	1	1	1	1	1	1	1	1	1	1	4095

Table 7. CLK counts of horizontal period (HSE11 to HSE0: 12bit)

Note1: The number of CLK between Hsync signals.

Note2: CLK number is set 2160 CLK, when CNTSEL is "H" or "Open".

Note3: If setting value is different from actual input signal, it may cause to malfunction.

Table 8. CLK frequency select (MOD2 to MOD0: 3bit)

MOD2	MOD1	MOD0	CLK frequency [MHz]			
0	0	0	Prohibit			
0	0	1	Prohibit			
0	1	0	$140 \le CLK < 170$			
0	1	1	$110 \le \text{CLK} < 140$			
1	0	0	$80 \le CLK < 110$			
1	0	1	$70 \le CLK < 80$			
1	1	0	$60 \le CLK < 70$			
1	1	1	$50 \le CLK < 60$			

Note1: Set complying with input CLK frequency.

Note2: CLK frequency is set $140 \le CLK < 170$ MHz, when CNTSEL is "H" or "Open".

Table 9. Color control data (DAD7 to DAD0: 8bit)

-								
DAD7	DAD6	DAD5	DAD4	DAD3	DAD2	DAD1	DAD0	Adjusting value
0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1
	•							
0	1	1	1	1	1	1	1	127
1	0	0	0	0	0	0	0	128
1	0	0	0	0	0	0	1	129
•	•	•	•	•	•	•	•	
	•							
1	1	1	1	1	1	0	1	253
1	1	1	1	1	1	1	0	254
1	1	1	1	1	1	1	1	255

Note1: Adjust value for selecting function above table 10.

Note2: Different D/A-range depends on function selected.


Note3: See more detail 4.8.4. COLOR CONTROL FUNCTIONS AND GRAPHIC IMAGE.

	able 10. Color adjust select data (DAAS to DAAO. 4011)										
DAA3	DAA2	DAA1	DAA0	Functions							
0	0	0	0	Prohibit							
0	0	0	1	Prohibit							
0	0	1	0	Prohibit							
0	0	1	1	Prohibit							
0	1	0	0	Sub-contrast R							
0	1	0	1	Sub-contrast G							
0	1	1	0	Sub-contrast B							
0	1	1	1	Sub-brightness R							
1	0	0	0	Sub-brightness G							
1	0	0	1	Sub-brightness B							
1	0	1	0	Prohibit							
1	0	1	1	Prohibit							
1	1	0	0	Prohibit							
1	1	0	1	Prohibit							
1	1	1	0	Prohibit							
1	1	1	1	Prohibit							

Table 10. Color adjust select data (DAA3 to DAA0: 4bit)


Note1: See more detail 4.8.4. COLOR CONTROL FUNCTIONS AND GRAPH IMAGE.

4.7.2 SERIAL COMMUNICATION TIMINGS



Parameter	Symbol	Min.	Max.	Unit	Remarks	
CLK pulse-width	Twck	50	-	ns	CNTCLK	
CLK frequency	Fclk	-	5	MHz	CNICLK	
DATA set-up-time	Tdst	50	-	ns	CNTDAT	
DATA hold-time	Tdhl	50	-	ns	CNIDAI	
Latch pulse-width	Twlp	50	-	ns	CNTSTB, CNTSTB2	
Latch set-up-time	T1st	50	-	ns	CNISID, CNISIB2	
Rise / fall time	Tr, Tf	-	50	ns	CNT xxx	

SERIAL COMMUNICATION WAVEFORM



4.8 EXPANSION FUNCTIONS4.8.1 HOW TO USE EXPANSION MODES

Expansion mode is a function to expand screen. For example, VGA signal has 640×480 pixels. But, if the display data can expanded to 2.5 times vertically and horizontally, VGA screen image can be displayed fully on the screen of UXGA resolution.

This LCD module has the function that expands vertical direction as shown in 4.7.1 Table 1. And expanding horizontal direction is possible by setting input CLK frequency equivalent to the magnification. It is necessary to make this CLK outside of this LCD module.

Please adopt this mode after evaluating display quality, because the appearance in expansion mode is happened to be relatively bad in some cases.

Input	Number of	Magnification				
display	pixels	Vertical	Horizontal Note1			
UXGA	1600×1200	1.0	1.0			
SXGA	1280×1024	1.17	1.25			
XGA	1152×864	1.38	1.38			
AGA	1024×768	1.56	1.56			
SUN	1152×900	1.33	1.38			
MAC	832 × 624	1.92	1.92			
SVGA	800×600	2.0	2.0			
VGA	640×480	2.5	2.5			
VGA text	720×400	3.0	2.2			

The followings show display magnifications for each mode.

Note1: The horizontal magnification multiples the input clock (CLK).

Input CLK = system CLK × horizontal magnification

Example: In case of UXGA and VGA, CLK frequency can be decided as follows. UXGA: System CLK (162.0MHz) × 1.0=162.0MHz VGA: System CLK (25.175MHz) × 2.5= 62.94MHz

4.8.2 SETTING SERIAL DATA FOR EXPANSION

4.6.2 51111	Input signal								e serial-data se	etting
				Horiz	contal	Vert	ical	HSE	HD	VD
Mode	System CLK	Hsync	Vsync	Count Number [CLK]	DSP [CLK]	Count Number [H]	DSP [H]	Calo	Calculation formu	
	[MHz]	[kHz]	[Hz]	(A)	(B)	-	(C)	(A)× Ver. magni	(B) × Hor. magni	=(C)
UXGA (1600 × 1200)	162.0	75.000	60.000	2160	496	1250	49	$(A) \times 1$	(B) × 1	
	108.0*	63.981	60.02	1688	360	1066	41			
	117.0*	71.691	67.189	1632	336	1067	41			
SXGA	125.0*	75.120	71.204	1664	352	1055	28	$(\Lambda) \times 1.25$	$(\mathbf{D}) \times 1.25$	
(1280×1024)	130.076*	76.968	72.000	1690	378	1069	42	(A) \times 1.25	(B) \times 1.25	
	135.0*	78.125	72.005	1728	384	1085	58			
	135.0*	79.976	75.025	1688	392	1066	41			
$\frac{\text{SUN}}{(1152 \times 900)}$	94.500*	61.845	66.003	1528	336	937	35	(A) × 1.38	(B)×1.38	
	65*	48.363	60.004	1344	296	806	35		(B)×1.56	
XGA (1024 × 768)	75*	56.476	70.069	1328	280	806	35	(A) × 1.56		
	78.75*	60.023	75.029	1312	272	800	31			
XGA	94.5*	64.198	70.239	1472	288	914	49	$(\Lambda) \times 1.29$	(D) 1 20	=(C)
(1152 × 864)	108.0*	67.500	75.000	1600	384	900	35	$(A) \times 1.38$	(B) \times 1.38	
$\begin{array}{c} MAC \\ (832 \times 624) \end{array}$	57.283*	49.725	74.5	1152	288	667	42	(A) × 1.92	(B) × 1.92	
	36*	35.156	56.25	1024	200	625	24			
SVGA	40*	37.879	60.317	1056	216	628	27		$(\mathbf{D}) \times 20$	
(800×600)	50*	48.077	72.188	1040	184	666	29	$(A) \times 2.0$	$(B) \times 2.0$	
	49.5*	46.875	75	1056	240	666	24			
	25.175*	31.469	59.94	800	144	525	35	$\begin{array}{c c} 31 \\ \hline 19 \\ \end{array} (A) \times 2.5 \\ (B) \times 2.5 \\ \end{array}$		
VGA	31.5*	37.861	72.809	832	168	520	31		$(\mathbf{D}) \times 25$	
(640×480)	31.5*	37.5	75	840	184	500	19		(D) × 2.3	
	30.24*	35.0	66.667	864	160	525	42			
VGA text (720×400)	28.322*	31.469	70.087	900	153	449	37	$(A) \times 2.22$	(B) × 2.22	


*: Standard timings (Please set them up properly for correct expansion.)

Note1: DSP = Display Start Period. DSP is total of "pulse-width" and "back-porch".


Note2: HD and VD are approximate value. Set HD and VD in case of adjusting display to the screen center.

Note3: The pulse-width of Hsync, Vsync and Back-porch are the same as UXGA-mode (Standard-mode).










4.8.4 COLOR CONTROL FUNCTIONS AND GRAPHIC IMAGE
 This LCD module can adjust the following functions by serial data input (Table 1) (1) Sub-Contrast each R, G, B: (2) Sub-Brightness each R, G, B: (3) Sub-Brightness each R, G, B: (4) Sub-Brightness each R, G, B: (5) Sub-Brightness each R, G, B: (6) Sub-Brightness each R, G, B: (7) Sub-Brightness each R, G, B: (8) Sub-Brightness each R, G, B: (1) Sub-Brightness each R, G, B: (1) Sub-Brightness each R, G, B: (1) Sub-Brightness each R, G, B: (2) Sub-Brightness each R, G, B:
(1) Sub-contrast R, G, B
Sub-contrast can adjust each R/G/B with controlling the amplitude of input video signal.
Default value: 128, Valid range: 78 to 198
Contrast minimum: 78
Contrast maximum: 198
ADJSEL="H" or "Open": Default value=128
(2) Sub-brightness R, G, B
Sub-brightness can adjust each R/G/B with adjusting the black level of input video signal.
Default value: 128, Valid range: 55 to 163
Brightness minimum: 163
Brightness maximum: 55
ADJSEL="H" or "Open": Default value=128
Note1: If use to go over above valid range, LCD module will be not destroy. However LCD will be

Note2: Although set up the same value for each LCD, color will be caused the different. And also, will be afraid to deviate values from optical characteristics. Please adopt this functions evaluating display quality.


inferiority. Please keep value of valid range.

< GRAPHIC IMAGE >

· Sub contrast



· Sub brightness




4.9 OSD FUNCTIONS

OSD (On Screen Display) is the function to display the other digital data on the input analog valid data. Possible to display 1 bit data for each R/G/B color (8 colors). OSD function is valid for the period of OSDENI.

OSDRI, OSDGI, OSDBI: digital data for OSD OSDENI= "H": OSD signal is valid OSDENI= "L": OSD signal is not valid

OSD is the sub-display for function-control and the display quality will not be guaranteed. Please adopt the OSD image evaluating display quality.

< OSD image >



NEC


4.10 OUTSIDE CONTROL FOR LUMINANCE

Outside control is valid, when PWSEL="L" and input signal for BRTP. Luminance can be controlled by the duty value of input signal for BRTP.

Duty=100%: luminance is maximum.

Duty=40%: luminance is minimum.

Timing for BRTP



Parameter	Symbol	Min.	Тур.	Max.	Unit	Remarks
Frequency Note1	1/tPW	185	-	325	Hz	BRTP frequency
"L" period	tLPW	-	-	50	ms	Note2
Pulse-width	tHPW/tPW	40	-	100	%	at max. luminance (100%)
Input voltage	ViL	0	-	0.8	V	-
Input voltage	ViH	2.0	-	5.0	V	-

Note1: Regarding set up for frequency, refer to the below method.
 Set up frequency = Vsync frequency × (n+0.25) or (n+0.75)
 Adopt the frequency evaluating the display quality, because the display will be disturbed depend on frequency.


Note2: The protection circuit makes the backlight turn off, when tLPW is more than 50ms.


4.11 INPUT SIGNAL TIMINGS


4.11.1 UXGA MODE (STANDARD)

	Parameter	Symbol	Min.	Тур.	Max.	Unit	Remarks
	Frequency	1/tc	-	162.0 6.17	169.0 -	MHz ns	UXGA standard
CLK	Rise / Fall	tcrf	-	-	0.5	ns	-
ULK	Pulse-width	tc/tcl	0.4	0.5	0.6	-	-
	Hsync-clock	tchs	2.0	-	-	ns	-
CLK	timing	tchh	1.5	-	-	ns	-
	Period	th	12.3	13.333 2160	17.0 -	μs CLK	75.0kHz (Typ.)
	Display	thd	-	9.877 1600	-	µs CLK	-
	Front-porch	thf	- 10	0.395 64	-	µs CLK	-
Uguno	Pulse-width	thp	- 16	1.185 192	-	μs CLK	-
nsync	Back-porch	thb	1.0 94	1.877 304	-	μs CLK	Note1
	Pulse-width +Back-porch	thbp	1.8	-	-	μs	-
	Vsync-Hsync timing	thvh	3	-	-	CLK	-
	hold/setup time	thvs	1	-	-	CLK	-
	Rise / Fall	thrf	-	-	10	ns	-
	Period	tv	13.3	16.667 1250	18.5 -	ms H	60.00Hz (Typ.)
	Display	tvd	-	16.000 1200	-	ms H	_
Vsync	Front-porch	tvf	- 1	0.013	-	ms H	-
	Pulse-width	tvp	-2	0.040	-	ms H	-
	Back-porch	tvb	- 5	0.613 46	-	ms H	_


Note1: Minimum value of Back-porch (thb) must be satisfied with both 1.0µs and 94CLK.








4.11.2 TIMING FOR GENERATING CLAMP SIGNAL INTERNALLY



MOD2	MOD1	MOD2	tA [CLK]	tB [CLK]
0	0	0		69
0	0	1		60
0	1	0		51
0	1	1	2	42
1	0	0	2	33
1	0	1		24
1	1	0		21
1	1	1		18

Note1: Exclude noises on analog R, G, B signals, because analog R, G, B signals are the black level reference during CLAMP="L". If noises are on the analog signals, luminance level of display is changed and the display becomes bad.

4.11.3 TIMING FOR INPUTTING CLAMP SIGNAL FROM OUTSIDE




CLAMP

Item	Min.	Тур.	Max.	Unit	Remarks
tA	0.1	-	-	μs	-
tB	0.3	-	-	μs	-
tC	0.2	-	-	μs	-

Note1: Exclude noises on analog R, G, B signals, because analog R, G, B signals are the black level reference during CLAMP="L". If noises are on the analog signals, luminance level of display is changed and the display becomes bad. Note2: Attention for using Sync On Green signal.

Clamp signals must be input during black level period as next page. If Clamp signals are input during other period, the display becomes un-uniformity. Sync on Green Input signal timings




(Display period @Black level period @Hsync period @Vsync period

4.12 INPUT SIGNALS AND DISPLAY POSITIONS


4.12.1 UXGA STANDARD TIMINGS

Pixels

1 17013				
D(0,0)	D(1,0)	D(2,0)		 D(1599,0)
D(0,1)	D(1,1)	D(2,1)		 D(1599,1)
D(0,2)	D(1,2)	D(2,2)		 D(1599,2)
•		•	•	
		•		
		•	•	
D(0,1199)	D(1,1199)	D(2,1199)		 D(1599,1199)



D (0,X), D (1,X), D (2,X)



Note1: The "tda" should be more than 2ns

4.13 OPTICAL CHARACTERISTICS

			$(Ta = 25^{\circ}C)$	C, VDD =	12V, VI	DDB = 1	2V, Note2)
Item	Symbol	Condition	Min.	Тур.	Max.	Unit	Remarks
Contrast ratio	CR	γ =2.2 viewing angle $\theta x \pm =0^{\circ}, \theta y \pm =0^{\circ},$ White/Black, at center	200	300	-	-	Note1
Luminance	Lumax	White, at center	150	200	-	cd/m ²	-
Luminance uniformity	-	White	-	-	1.3	-	Note3

Reference data

			[]	$a = 25^{\circ}$	C, VDD = $12V$, VDD	B = 12	2V, Note2)
Item	Symbol	Cond	ition	Min.	Тур.	Max.	Unit	Remarks
Chromaticity Coordinates	С	$\theta x \pm =0^{\circ}, \ \theta y \pm =0^{\circ},$ at center, to NTSC		50	60	-	%	-
	W	White	(x, y)	-	0.30,0.31	-	-	-
	R	Red (x, y)		-	0.61,0.34	-	-	-
	G	Green (x, y)		-	0.31,0.60	-	I	-
	В	Blue (x, y)		-	0.14,0.09	-	-	-
Viewing angle	$\theta x +$	CR > 10, White/Black		70	85	-	deg.	- Note4
range (CR>10)	θx-	$\theta y = 0^{\circ}, \theta y = 0^{\circ}$		70	85	-	deg.	
	θy+	CR > 10, White/Black		70	85	-	deg.	
	θy-	$\theta x + = 0^{\circ}, \theta x - = 0^{\circ}$		70	85	-	deg.	
Viewing angle	angle θx^+ CR > 5, White/Black		/hite/Black	-	85	-	deg.	
range (CR>5)	θx-	$\theta y = 0^{\circ}, \theta y = 0^{\circ}$		-	85	-	deg.	
	θy+	CR > 5, White/Black		-	85	-	deg.	
	θy-	$\theta x += 0^{\circ}, \theta x -= 0^{\circ}$		-	85	-	deg.	
Response time (Module surface temperature =32°C)	Ton	Black to White	0%→90%	-	36	50	ms No	Note5
			10‰→90%	-	31	45		
	Toff	White to Black	100%→10%	-	26	45		Notes
			90%→10%	-	23	40		
Luminance control range	-	Maximum luminance (100%)		-	30 to 100	-	%	-

Note1: The contrast ratio is calculated by using the following formula.


Luminance with all pixels in "white"

Contrast ratio (CR) =

Luminance with all pixels in "black"

Note2: Optical characteristics are measured after 20 minutes from the module works, with all pixels in "white". The typical value is measured after luminance saturation. Display mode: VESA UXGA-60Hz


RGB input voltage: 0.7Vp-p Contrast: Default




Note3: Luminance uniformity is calculated by using the following formula.

Luminance uniformity = Maximum luminance Minimum luminance

The luminance is measured at near the five points shown below.











Photo-detector out put signal is measured when the luminance changes "black" to "white".



5. RELIABILITY TEST

Test item	Test condition	Judgment
High temperature/humidity	$60 \pm 2^{\circ}$ C, RH= 60%	Note1
operation	240 hours, Display data is black.	
Heat cycle (operation)	(1) $0^{\circ}C \pm 3^{\circ}C \cdots 1$ hour	Note1
	$55^{\circ}C \pm 3^{\circ}C \cdots 1$ hour	
	② 50 cycles, 4 hours/cycle	
	③ Display data is black.	
Thermal shock	① $-20^{\circ}C \pm 3^{\circ}C \cdots 30$ minutes	Note1
(non-operation)	$60^{\circ}C \pm 3^{\circ}C \cdots 30$ minutes	
	2 100 cycles	
	Temperature transition time is within 5 minutes.	
Vibration (non-operation)	① 5-100Hz, 11.76m/s ²	Note1, 2
	1 minute/cycle,	
	X, Y, Z direction	
	② 10 times each direction	
Mechanical shock	① 294m/s ² , 11ms	Note1, 2
(non-operation)	X, Y, Z direction	
	② 3 times each direction	
ESD (operation)	150pF, 150Ω, \pm 10kV	Note1,3
	9 places on a panel	
	10 times each place at one-second intervals	
Dust (operation)	Sample dust: No. 15 (by JIS-Z8901)	Note1
	Hourly 15 seconds stir, 8 times repeat	

Note1: Display function is checked by the same condition as LCD module out-going inspection.

Note2: Physical damage

Note3: Discharge points are shown in the figure.

6. PRECAUTIONS

6.1 MEANING OF CAUTION SIGNS

The following caution signs have very important meaning. Be sure to read "6.2 CAUTIONS", after understanding this contents!



This sign has the meaning that customer will get an electrical shock, if customer has wrong operations.



This sign has the meaning that customer will be injured by himself, if customer has wrong operations.

6.2 CAUTIONS

* Do not touch the lamp cables while turn on. Customer will be in danger of an electric shock.



* Pay attention to burn injury for the working backlight and IC! It may be over 35°C from ambient temperature.

* Do not shock and press the LCD panel and the backlight! Danger of breaking, because they are made of glass. (Shock: To be not greater 294m/s² and to be not greater 11ms, Pressure: To be not greater 19.6N)

6.3 ATTENTIONS

- 6.3.1 Handling of the product
 - ① Take hold of both ends without touch the circuit board when customer pulls out products (LCD modules) from packing box. If customer touches it, products may be broken down or out of adjustment, because of stress to mounting parts.
 - ⁽²⁾ Do not hook cables nor pull connection cables such as flexible cable and so on, for fear of damage.
 - ⁽³⁾ If customer puts down the product temporarily, the product puts on flat subsoil as a display side turns down.
 - Take the measures of electrostatic discharge such as earth band, ionic shower and so on, when customer deals with the product, because products may be damaged by electrostatic.
 - ⑤ The torque for mounting screws must never exceed 0.39N⋅m. Higher torque values might result in distortion of the bezel.
 - ⑥ Do not press or rub on the sensitive display surface. If customer clean on the panel surface, NEC Corporation recommends using the cloth with ethanolic liquid such as screen cleaner for LCD.
 - ⑦ Do not push-pull the interface connectors while the product is working, because wrong power sequence may break down the product.
 - In the stress too much on interface connectors. The module may become function deficiency by a contact defective and damages. Pay attention to handling at the time of matching connector connection and in the connection condition.

6.3.2 Environment

- ① Do not operate in dewdrop atmosphere and corrosive gases.
- ⁽²⁾ Do not operate or store in high temperature or high humidity atmosphere. Keep the product in antistatic pouch in room temperature, because of avoidance for dusts and sunlight, if customer stores the product.
- ③ Do not operate in high magnetic field. Circuit boards may be broken down by it.
- (1) Use an original protection sheet on the product surface (polarizer). Adhesive type protection sheet should be avoided, because it may change color or properties of the polarizer.

6.3.3 Characteristics

The following items are neither defects nor failures.

- ① Response time, luminance and color may be changed by ambient temperature.
- ② The LCD may be seemed luminance non-uniformity, flicker, vertical seam or small spot by display patterns.
- ③ Optical characteristics (e.g. luminance, display uniformity, etc.) gradually is going to change depending on operating time, and especially low temperature, because the LCD has cold cathode fluorescent lamps.
- (1) Do not display the fixed pattern for a long time because it may cause image sticking. Use a screen saver, if the fixed pattern is displayed on the screen.
- ⁽⁵⁾ Optical characteristics may be changed by input signal timings.
- The interference noise of input signal frequency for this product's signal processing board and luminance control frequency of customer's backlight inverter may appear on a display. Set up luminance control frequency of backlight inverter so that the interference noise does not appear.


6.3.4 Other

- ① All GND, GNDB, VDD and VDDB terminals should be used without a non-connected line.
- ⁽²⁾ Do not disassemble a product or adjust volume without permission of NEC Corporation.
- 3 Pay attention not to insert waste materials inside of products, if customer uses screwnails.
- ④ Pack the product with original shipping package, because of avoidance of some damages during transportation, when customer returns it to NEC Corporation for repair and so on.
- S Not only the module but also the equipment that used the module should be packed and transported as the module becomes vertical. Otherwise, there is the fear that a display dignity decreases by an impact or vibrations.

NEC

7. OUTLINE DRAWINGS

7.1 Front view



Note1: The torque for mounting screws should never exceed

7.2 Rear view

