

**8-Bit Single Chip Microcontroller****Under-Development****LC8769C8A**

8-bit Single Chip Microcontroller incorporating 128KB ROM and 4096 byte RAM on chip

LC8769B2A

8-bit Single Chip Microcontroller incorporating 112KB ROM and 4096 byte RAM on chip

LC876996A

8-bit Single Chip Microcontroller incorporating 96KB ROM and 4096 byte RAM on chip

LC876982A

8-bit Single Chip Microcontroller incorporating 80KB ROM and 4096 byte RAM on chip

Overview

The LC8769C8A/B2A/96A/82A are 8 bit single chip microcomputers with the following on-chip functional blocks:

- CPU: operable at a minimum bus cycle time of 100ns
- On-chip ROM Maximum Capacity: LC8769C8A 128K bytes
 LC8769B2A 112K bytes
 LC876996A 96K bytes
 LC876982A 80K bytes
- On-chip RAM: 4096 bytes
- VFD automatic display controller / driver
- 16-bit timer / counter (can be divided into two 8-bit timers)
- 16-bit timer / counter (can be divided into two 8-bit timers / two 8-bit PWM channels)
- Four 8-bit timers with prescaler
- Timer for use as date / time clock
- High-speed clock counter
- System clock divider function

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
 - SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

- Synchronous serial I/O port (with automatic block transmit / receive function)
- Asynchronous / synchronous serial I/O port
- Two 12-bit PWM channels
- 14-channel × 8-bit AD converter
- Weak signal detector
- 22-source 10-vectored interrupt system

All of the above functions are fabricated on a single chip.

Features

(1) Read-Only Memory (ROM):	LC8769C8A	131072 × 8bits
	LC8769B2A	114688 × 8bits
	LC876996A	98304 × 8bits
	LC876982A	81920 × 8bits

(2) Random Access Memory (RAM): 4096×9 bits (LC8769C8A/B2A/96A/82A)

(3) Minimum Bus Cycle Time: 100ns (10MHz) VDD=3.0~5.5[V]
250ns (4MHz) VDD=2.5~3.0[V]

Note: The bus cycle time indicates ROM read time.

(4) Minimum Instruction Cycle Time(tCYC): 300ns (10MHz) VDD=3.0~5.5[V]
750ns (4MHz) VDD=2.5~3.0[V]

(5) Ports

- Input/output ports

Data direction programmable for each bit individually : 24 (P1n, P70 to P73, P8n, P36, P37,
PWM2, PWM3)

Oscillator 1 (XT2)

- 14V withstand input/output ports

Data direction programmable in nibble units : 8 (P0n)

(When N-channel open drain output is selected, data can be input in bit units.)

Data direction programmable for each bit individually : 4 (P32 to P35)

- Input ports (Oscillator) : 1 (XT1)

- VFD output ports

Large current outputs for digits : 9 (S0 / T0 to S8 / T8)

Large current outputs for digits / segments : 7 (S9 / T9 to S15 / T15)

digit / segment outputs : 8 (S16 to S23)

segment outputs : 28 (S24 to S51)

Other functions

Input/output ports : 12 (PFn, PG0 to PG3)

Input ports : 24 (PCn, PDn, PEn)

- Oscillator pins :

2 (CF1, CF2)

- Reset pin :

1 (RES#)

- Power supply :

6 (VSS1 to VSS2, VDD1 to VDD4)

- VFD power supply :

1 (VP)

(6) VFD automatic display controller

- Programmable segment/digit output pattern

Output can be switched between digit/segment waveform output (pins 9 to 24 can be used for output of digit waveforms).

Parallel-drive available for large current VFD.

- 16-step dimmer function available

(7) Weak signal detection (MIC signals etc)

- Counts pulses with width greater than a preset value
- 2 bit counter

(8) Timers

- Timer 0: 16-bit timer / counter with capture register

Mode 0: 2 channel 8-bit timer with programmable 8-bit prescaler and 8-bit capture register

Mode 1: 8-bit timer with 8-bit programmable prescaler and 8-bit capture register + 8-bit Counter with 8-bit capture register

Mode 2: 16-bit timer with 8-bit programmable prescaler and 16-bit capture register

Mode 3: 16-bit counter with 16-bit capture register

- Timer 1: PWM / 16-bit timer / counter with toggle output

Mode 0: 8-bit timer with 8-bit prescaler (and toggle output) + 8-bit timer / counter with 8-bit prescaler (and toggle output)

Mode 1: 2 channel 8-bit PWM with 8-bit prescaler

Mode 2: 16-bit timer / counter with 8-bit prescaler (and toggle output) (Toggle output also possible using the lower order 8 bits)

Mode 3: 16-bit timer with 8-bit prescaler (and toggle output) (The lower order 8-bit can be used as PWM output)

- Timer 4: 8-bit timer with 6 bit prescaler

- Timer 5: 8-bit timer with 6 bit prescaler

- Timer 6: 8-bit timer with 6-bit prescaler (and toggle output)

- Timer 7: 8-bit timer with 6-bit prescaler (and toggle output)

- Base Timer

1) The clock signal can be selected from any of the following.

Sub-clock (32.768kHz crystal oscillator), system clock, and prescaler output from timer 0

2) Interrupts can be selected to occur at one of five different times.

(9) High speed clock counter

1) Capable of counting maximum: 20MHz clock (Using main clock 10MHz)

2) Real time output

(10) Serial-interface

- SIO 0: 8-bit synchronous serial Interface

1) LSB first / MSB first function available

2) Internal 8-bit baud-rate generator (maximum transmit clock period 4/3 Tcyc)

3) Consecutive automatic data communication (1~256 bits (communication available for each bit) (stop and reopening available for each byte))

- SIO 1: 8-bit asynchronous / synchronous serial interface

Mode 0: Synchronous 8-bit serial IO (2-wire or 3-wire, transmit clock 2~512 Tcyc)

Mode 1: Asynchronous serial IO (half duplex, 8 data bits, 1 stop bit, baud rate 8~2048 Tcyc)

Mode 2: Bus mode 1 (start bit, 8 data bits, transmit clock 2~512 Tcyc)

Mode 3: Bus mode 2 (start detection, 8 data bits, stop detection)

(11) AD converter: 8 bits × 14 channels

- Analog reference voltage can selected from VDD1 or VDD2

(12) PWM

- Two channels of 12-bit periodic variable PWM

(13) Remote control receiver circuit (connected to P73/INT3/T0IN terminal)

- Noise rejection function (noise rejection filter time constant can selected from 1 / 32 / 128 Tcyc)

(14) Watchdog timer

- The watching timer period is set using an external RC.
- Watchdog timer can produce interrupt, system reset.

(15) Interrupts: 22-source, 10-vectored interrupts

- 1) Three priority multiple interrupts (low, high and highest) are supported. During interrupt handling, an equal or lower priority interrupt request is refused.
- 2) If interrupt requests to two or more vector addresses occur at once, the higher priority interrupt takes precedence. In the case of equal priority levels, the vector with the lowest address takes precedence.

No.	Vector	Selectable Level	Interrupt signal
1	00003H	X or L	INT0
2	0000BH	X or L	INT1
3	00013H	H or L	INT2/T0L/INT4
4	0001BH	H or L	INT3/Base timer/INT5
5	00023H	H or L	T0H
6	0002BH	H or L	T1L/T1H
7	00033H	H or L	SIO0
8	0003BH	H or L	SIO1
9	00043H	H or L	ADC/MIC/T6/T7
10	0004BH	H or L	VFD/Port0/T4/T5/PWM2, 3

● Priority Level: X>H>L

● For equal priority levels, vector with lowest address takes precedence.

(16) Subroutine stack levels: 2048 levels max. (Stack is located in RAM.)

(17) Multiplication and division

- 16 bit × 8 bit (executed in 5 cycles)
- 24 bit × 16 bit (12 cycles)
- 16 bit ÷ 8 bit (8 cycles)
- 24 bit ÷ 16 bit (12 cycles)

(18) Oscillation circuits

- On-chip RC oscillation circuit for system clock use.
- On-chip CF oscillation circuit for system clock use. (R_f built in)
- On-chip Crystal oscillation circuit low speed system clock use. (R_d , R_f external)

(19) System clock divider function

- Able to reduce current consumption

Available minimum instruction cycle time: 300ns, 600ns, 1.2μs, 2.4μs, 4.8μs, 9.6μs, 19.2μs,
38.4μs, 76.8μs. (Using 10MHz main clock)

(20) Clock output function

- 1) Able to output selected oscillation clock 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64 as system clock.
- 2) Able to output oscillation clock of sub clock.

(21) Standby function

- HALT mode

HALT mode is used to reduce power consumption. Program execution is stopped. Peripheral circuits still operate but VFD display and some serial transfer operations stop.

- 1) Oscillation circuits are not stopped automatically.
- 2) Release occurs on system reset or by interrupt.

- HOLD mode

HOLD mode is used to reduce power consumption. Both program execution and peripheral circuits are stopped.

- 1) CF, RC and crystal oscillation circuits stop automatically.
- 2) Release occurs on any of the following conditions.
 - (1) input to the reset pin goes "Low"
 - (2) a specified level is input to at least one of INT0, INT1, INT2, INT4, INT5
 - (3) an interrupt condition arises at port 0

- X'tal HOLD mode

X'tal HOLD mode is used to reduce power consumption. Program execution is stopped.

All peripheral circuits except the base-timer are stopped.

- 1) CF and RC oscillation circuits stop automatically.
- 2) Crystal oscillator is maintained in its state at HOLD mode inception.
- 3) Release occurs on any of the following conditions.
 - (1) input to the reset pin goes "Low"
 - (2) a specified level is input to at least one of INT0, INT1, INT2, INT4, INT5
 - (3) an interrupt condition arises at port 0
 - (4) an interrupt condition arises at the base-timer

(22) Factory shipment

- Delivery form : QIP100E (LEAD FREE PRODUCT)


(23) Development tools

- Evaluation chip : LC87EV690
- Emulator : EVA62S + ECB876600D + SUB876900 + POD100QFP
 : ICE-B877300 + SUB876900 + POD100QFP
- Flash ROM adapter : W87FQ100

(24) Same package and pin assignment as Flash ROM version.


- 1) LC876900 series options can be set using flash ROM data(But Pull-down resistor isn't On-chip S32~S47). Thus testing and evaluation of mass production boards is possible.
- 2) The flash version has the ability to emulate the RAM and ROM capacity of the mask ROM version.

Pin Assignment



SANYO: QIP100E (LEAD FREE PRODUCT)

System Block Diagram



Pin Assignment

Pin name	I/O	Function	Option																		
VSS1 VSS2	-	• Power supply (-)	No																		
VDD1 VDD2 VDD3 VDD4	-	• Power supply (+)	No																		
VP	-	• VFD Power supply (-)	No																		
PORT0 P00 to P07	I/O	<ul style="list-style-type: none"> • 8bit input/output port • Data direction programmable in nibble units • Use of pull-up resistor can be specified in nibble units • Input for HOLD release • Input for port 0 interrupt • 14V withstand at N-channel open drain output • Other functions P05: clock output (system clock / can selected from sub clock) P06: timer 6 toggle output P07: timer 7 toggle output	Yes																		
PORT1 P10 to P17	I/O	<ul style="list-style-type: none"> • 8bit input/output port • Data direction programmable for each bit • Use of pull-up resistor can be specified for each bit • Other pin functions P10: SIO0 data output P11: SIO0 data input / bus input / output P12: SIO0 clock input / output P13: SIO1 data output P14: SIO1 data input / bus input / output P15: SIO1 clock input / output P16: Timer 1 PWML output P17: Timer 1 PWMH output / Buzzer output	Yes																		
PORT3 P32 to P37	I/O	<ul style="list-style-type: none"> • 6bit input/output port • Data direction can be specified for each bit • Use of pull-up resistor can be specified for each bit • 14V withstand at P32 to P35 N-channel open drain output • Other functions: P32, P33: INT4 input / HOLD release input / Timer 1 event input / Timer 0L capture input / Timer 0H capture input P34 to P37: INT5 input / HOLD release input / Timer 1 event input / Timer 0L capture input / Timer 0H capture input AD input port: AN12(P36), AN13(P37) The following types of interrupt detection are possible: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th></th> <th>Rising</th> <th>Falling</th> <th>Rising/ Falling</th> <th>H level</th> <th>L level</th> </tr> </thead> <tbody> <tr> <td>INT4</td> <td>Yes</td> <td>Yes</td> <td>Yes</td> <td>No</td> <td>No</td> </tr> <tr> <td>INT5</td> <td>Yes</td> <td>Yes</td> <td>Yes</td> <td>No</td> <td>No</td> </tr> </tbody> </table>		Rising	Falling	Rising/ Falling	H level	L level	INT4	Yes	Yes	Yes	No	No	INT5	Yes	Yes	Yes	No	No	P32 to P35 : Yes P36, P37 : No
	Rising	Falling	Rising/ Falling	H level	L level																
INT4	Yes	Yes	Yes	No	No																
INT5	Yes	Yes	Yes	No	No																

Pin name	I/O	Function	Option																														
PORT7 P70 to P73	I/O	<ul style="list-style-type: none"> • 4bit input/output port • Data direction can be specified for each bit • Use of pull-up resistor can be specified for each bit • Other functions <p>P70: INT0 input / HOLD release input / Timer0L capture input / Output for watchdog timer</p> <p>P71: INT1 input / HOLD release input / Timer0H capture input</p> <p>P72: INT2 input / HOLD release input / Timer 0 event input / Timer0L capture input / High speed clock counter input</p> <p>P73: INT3 input(noise rejection filter attached input) / Timer 0 event input / Timer 0H capture input</p> <p>AD input port: AN8(P70), AN9(P71)</p> <p>The following types of interrupt detection are possible:</p> <table border="1"> <thead> <tr> <th></th><th>Rising</th><th>Falling</th><th>Rising/ Falling</th><th>H level</th><th>L level</th></tr> </thead> <tbody> <tr> <td>INT0</td><td>Yes</td><td>Yes</td><td>No</td><td>Yes</td><td>Yes</td></tr> <tr> <td>INT1</td><td>Yes</td><td>Yes</td><td>No</td><td>Yes</td><td>Yes</td></tr> <tr> <td>INT2</td><td>Yes</td><td>Yes</td><td>Yes</td><td>No</td><td>No</td></tr> <tr> <td>INT3</td><td>Yes</td><td>Yes</td><td>Yes</td><td>No</td><td>No</td></tr> </tbody> </table>		Rising	Falling	Rising/ Falling	H level	L level	INT0	Yes	Yes	No	Yes	Yes	INT1	Yes	Yes	No	Yes	Yes	INT2	Yes	Yes	Yes	No	No	INT3	Yes	Yes	Yes	No	No	No
	Rising	Falling	Rising/ Falling	H level	L level																												
INT0	Yes	Yes	No	Yes	Yes																												
INT1	Yes	Yes	No	Yes	Yes																												
INT2	Yes	Yes	Yes	No	No																												
INT3	Yes	Yes	Yes	No	No																												
PORT8 P80 to P87	I/O	<ul style="list-style-type: none"> • 8bit input/output port • Input/output can be specified in a bit unit • Other functions: <p>AD input port: AN0 to AN7</p> <p>Weak signal detector input port: MICIN(P87)</p>	No																														
PWM2	I/O	<ul style="list-style-type: none"> • PWM2 output port, general input/output port • Other functions <p>PWM2:INT4 input / HOLD release input / Timer 1 event input / Timer0L capture input / Timer0H capture input</p> <p>The following types of interrupt detection are possible:</p> <table border="1"> <thead> <tr> <th></th><th>Rising</th><th>Falling</th><th>Rising/ Falling</th><th>H level</th><th>L level</th></tr> </thead> <tbody> <tr> <td>INT4</td><td>Yes</td><td>Yes</td><td>Yes</td><td>No</td><td>No</td></tr> </tbody> </table>		Rising	Falling	Rising/ Falling	H level	L level	INT4	Yes	Yes	Yes	No	No	No																		
	Rising	Falling	Rising/ Falling	H level	L level																												
INT4	Yes	Yes	Yes	No	No																												
PWM3	I/O	<ul style="list-style-type: none"> • PWM3 output port, general input/output port • Other functions <p>PWM3:INT4 input / HOLD release input / Timer 1 event input / Timer0L capture input / Timer0H capture input</p> <p>The following types of interrupt detection are possible:</p> <table border="1"> <thead> <tr> <th></th><th>Rising</th><th>Falling</th><th>Rising/ Falling</th><th>H level</th><th>L level</th></tr> </thead> <tbody> <tr> <td>INT4</td><td>Yes</td><td>Yes</td><td>Yes</td><td>No</td><td>No</td></tr> </tbody> </table>		Rising	Falling	Rising/ Falling	H level	L level	INT4	Yes	Yes	Yes	No	No	No																		
	Rising	Falling	Rising/ Falling	H level	L level																												
INT4	Yes	Yes	Yes	No	No																												
S0/T0 to S8/T8	O	<ul style="list-style-type: none"> • Large current output for VFD display controller digit (can be used for segment) 	No																														
S9/T9 to S15/T15	O	<ul style="list-style-type: none"> • Large current output for VFD display controller segment/digit 	No																														
S16 to S23	I/O	<ul style="list-style-type: none"> • Output for VFD display controller segment/digit • Other functions: <p>High voltage input port: PC0 to PC7</p>	No																														
S24 to S31	I/O	<ul style="list-style-type: none"> • Output for VFD display controller segment • Other functions: <p>High voltage input port: PD0 to PD7</p>	No																														

Pin name	I/O	Function	Option
S32 to S39	I/O	<ul style="list-style-type: none"> • Output for VFD display controller segment • Other functions High voltage input port: PE0 to PE7 	Yes (Flash ROM Version : No)
S40 to S47	I/O	<ul style="list-style-type: none"> • Output for VFD display controller segment • Other functions: High voltage input/output port: PF0 to PF7 	Yes (Flash ROM Version : No)
S48 to S51	I/O	<ul style="list-style-type: none"> • Output for VFD display controller segment • Other functions: High voltage input/output port: PG0 to PG3 	No
RES	I	Reset terminal	No
XT1	I	<ul style="list-style-type: none"> • Input for 32.768kHz crystal oscillation • Other functions: General purpose input port When not in use, connect to VDD1. AD input port: AN10 	No
XT2	I/O	<ul style="list-style-type: none"> • Output for 32.768kHz crystal oscillation • Other functions: General purpose input/output port When not in use, set to oscillation mode and leave open circuit. AD input port: AN11 	No
CF1	I	Input terminal for ceramic oscillator	No
CF2	O	Output terminal for ceramic oscillator	No

Port Output Configuration


Output configuration and pull-up/pull-down resistor options are shown in the following table.
Input/output is possible even when port is set to output mode.

Terminal	Option applies to:	Options	Output Format	Pull-up resistor	Pull-down resistor
P00 to P07	each bit	1	CMOS	Programmable (Note 1)	-
		2	14V Nch-open drain	None	-
P10 to P17	each bit	1	CMOS	Programmable	-
		2	Nch-open drain	Programmable	-
P32 to P35	each bit	1	CMOS	Programmable	-
		2	14V Nch-open drain	None	-
P36, P37	-	None	CMOS	Programmable	-
P70	-	None	Nch-open drain	Programmable	-
P71 to P73	-	None	CMOS	Programmable	-
P80 to P87	-	None	Nch-open drain	None	-
PWM2, PWM3	-	None	CMOS	None	-
S0/T0 to S15/T15 S16 to S31	-	None	High voltage Pch-open drain	-	Fixed
S32 to S47 (Note 2)	each bit	1	High voltage Pch-open drain	-	Fixed
		2	High voltage Pch-open drain	-	None
S48 to S51	-	None	High voltage Pch-open drain	-	None
XT1	-	None	Input only	None	-
XT2	-	None	Output for 32.768kHz crystal Oscillation (Nch-open drain when selecting general purpose output port)	None	-

Note 1: Programmable pull-up resistors of Port 0 can be attached in nibble units (P00~P03, P04~P07).

Note 2: Pull-down resistor can be On-chip for each bit by only Mask ROM product about S32 to S47.
LC87F69C8A isn't On-chip Pull-down resistor.

* Note 1: Connect as follows to reduce noise on VDD and increase the back-up time.
VSS1, and VSS2 must be connected together and grounded.



* Note 2: The power supply for the internal memory is VDD1 but it uses the VDD2 as the power supply for ports. When the VDD2 is not backed up, the port level does not become "H" even if the port latch is in the "H" level. Therefore, when the VDD2 is not backed up and the port latch is "H" level, the port level is unstable in the HOLD mode, and the back up time becomes shorter because the through current runs from VDD to GND in the input buffer.
If VDD2 is not backed up, output "L" by the program or pull the port to "L" by the external circuit in the HOLD mode so that the port level becomes "L" level and unnecessary current consumption is prevented.

1. Absolute maximum ratings / Ta=25°C and VSS1=VSS2=0V

Parameter	Symbol	Pins	Conditions	Limits				unit	
				VDD[V]	min.	typ.	max.		
Supply voltage	VDDMAX	VDD1, VDD2, VDD3, VDD4	VDD1=VDD2= VDD3=VDD4		-0.3		+6.5	V	
Input voltage	VI(1)	XT1, CF1, RES			-0.3		VDD+0.3		
	VI(2)	VP			VDD-45		VDD+0.3		
Output voltage	VO(1)	S0/T0 to S15/T15			VDD-45		VDD+0.3		
Input/Output voltage	VIO(1)	<ul style="list-style-type: none"> •Port 0, 3: CMOS output option •Port 1, 7, 8 •PWM2, PWM3 •XT2 			-0.3		VDD+0.3		
					-0.3		14		
	VIO(3)	S16 to S51			VDD-45		VDD+0.3		
High level output current	IOPH(1)	<ul style="list-style-type: none"> •Port 0, 1, 3 •PWM2, PWM3 	<ul style="list-style-type: none"> •CMOS output selected •Current at each pin 		-10			mA	
					-3				
					-30				
					-15				
	Total output current	<ul style="list-style-type: none"> ΣIOAH(1) Port 00,01,02,03 ΣIOAH(2) •Port 04,05,06,07 •Port 1, 3 •PWM2, PWM3 	<ul style="list-style-type: none"> Total of all pins 		-30				
					-30				
					-5				
					-65				
					-60				
					-60				
					-60				
Low level output current	IOPL(1)	Port 0, 1, 3	Current at each pin				20		
							10		
							5		
	Total output current	<ul style="list-style-type: none"> ΣIOAL(1) Port 00, 01, 02, 03 ΣIOAL(2) •Port 04, 05, 06, 07 •Port 1, 3 •PWM2, PWM3 	<ul style="list-style-type: none"> Total of all pins Total of all pins Total of all pins 			50			
							50		
							20		
Maximum power dissipation		Pdmax	QIP100E	Ta = -30 to +70°C			502	mW	
Operating temperature range		Topr			-30		70	°C	
Storage temperature range		Tstg			-55		125		

2. Recommended operating range / Ta=-30°C to +70°C, VSS1=VSS2=0V

Parameter	Symbol	Pins	Conditions	Limits				unit
				VDD[V]	min.	typ.	max.	
Operating supply voltage range (Note 1)	VDD(1)	VDD1=VDD2=VDD3 =VDD4	0.294μs ≤ Tcyc ≤ 200μs		3.0		5.5	V
	VDD(2)		0.735μs ≤ Tcyc ≤ 200μs		2.5		5.5	
Hold voltage	VHD	VDD1	RAM and the register data are kept in HOLD mode.		2.0		5.5	
Pull-down supply voltage	VP	VP			-35		VDD	
Input high voltage	VIH(1)	•Port 0, 3: CMOS output option •Port 8	Output disable	2.5–5.5	0.3VDD +0.7		VDD	
	VIH(2)	Port 0, 3: N-ch open drain output	Output disable	2.5–5.5	0.3VDD +0.7		12.5	
	VIH(3)	•Port 1 •PWM2, PWM3 •Port 71, 72, 73 •P70 port input / interrupt	Output disable	2.5–5.5	0.3VDD +0.7		VDD	
	VIH(4)	S16 to S51	Output P-channel Tr. OFF	2.5–5.5	0.33VDD +1.0		VDD	
	VIH(5)	Port 87 Weak signal input	Output disable	2.5–5.5	0.75VDD		VDD	
	VIH(6)	Port 70 Watchdog timer	Output disable	2.5–5.5	0.9VDD		VDD	
	VIH(7)	XT1, XT2, CF1, RES		2.5–5.5	0.75VDD		VDD	
Input low voltage	VIL(1)	•Port 0, 3 •Port 8	Output disable	2.5–5.5	VSS		0.15VDD +0.4	
	VIL(2)	•Port 1 •PWM2, PWM3 •Port 71, 72, 73 •P70 port input / interrupt	Output disable	2.5–5.5	VSS		0.1VDD +0.4	
	VIL(3)	S16 to S51	Output P-channel Tr. OFF	2.5–5.5	-35		0.2VDD	
	VIL(4)	Port 87 weak signal input	Output disable	2.5–5.5	VSS		0.25VDD	
	VIL(5)	Port 70 Watchdog timer	Output disable	2.5–5.5	VSS		0.8VDD -1.0	
	VIL(6)	XT1, XT2, CF1, RES		2.5–5.5	VSS		0.25VDD	
Operation cycle time	tCYC			3.0–5.5	0.294		200	μs
				2.5–5.5	0.735		200	
External system clock frequency	fEXCF(1)	CF1	•CF2 open circuit •system clock divider set to 1/1 •external clock DUTY=50±5%	3.0–5.5	0.1		10	MHz
				2.5–5.5	0.1		4	
			•CF2 open circuit •system clock divider set to 1/2	3.0–5.5	0.2		20	
				2.5–5.5	0.2		8	

Parameter	Symbol	Pins	Conditions	VDD[V]	Limits			
					min.	typ.	max.	unit
Oscillation stabilizing time period (Note 2)	FmCF(1)	CF1, CF2	10MHz ceramic resonator oscillation Refer to figure 1	3.0–5.5		10		MHz
	FmCF(2)	CF1, CF2	4MHz ceramic resonator oscillation Refer to figure 1	2.5–5.5		4		
	FmRC		RC oscillation	2.5–5.5	0.3	1.0	2.0	
	FsX'tal	XT1, XT2	32.768kHz crystal resonator oscillation Refer to figure 2	2.5–5.5		32.768		kHz

(Note 1) Re-writeable on board VDD \geq 4.5[V]. (Flash ROM version)

(Note 2) The oscillation constant is shown in table 1 and table 2.

3. Electrical characteristics / Ta=-30°C to +70°C, VSS1=VSS2=0V

Parameter	Symbol	Pins	Conditions	Limits			
				VDD[V]	min.	typ.	max.
Input high current	IIH(1)	Ports 0, 3: N-ch open drain output	•Output disable •VIN=12.5V (including OFF state leak current of the output Tr.)	2.5–5.5			5
	IIH(2)	•Port 0, 1, 3, 7, 8 •PWM2, PWM3	•Output disable •Pull-up resister OFF. •VIN=VDD (including OFF state leak current of the output Tr.)	2.5–5.5			1
	IIH(3)	S16 to S51 (Port C, D, E, F, G)	•When configured as an input port •VIN=VDD	2.5–5.5			60
	IIH(4)	$\overline{\text{RES}}$	VIN=VDD	2.5–5.5			1
	IIH(5)	XT1, XT2	•When configured as an input port •VIN=VDD	2.5–5.5			1
	IIH(6)	CF1	VIN=VDD	2.5–5.5			15
	IIH(7)	P87/AN7/MICIN weak signal input	VIN=VBIS+0.5V (VBIS : Bias voltage)	4.5–5.5	4.2	8.5	15
Input low current	IIL(1)	•Port 0, 1, 3, 7, 8 •PWM2, PWM3	•Output disable •Pull-up resister OFF. •VIN=VSS (including OFF state leak current of the output Tr.)	2.5–5.5	-1		
	IIL(2)	$\overline{\text{RES}}$	VIN=VSS	2.5–5.5	-1		
	IIL(3)	XT1, XT2	•When configured as an input port •VIN=VSS	2.5–5.5	-1		
	IIL(4)	CF1	VIN=VSS	2.5–5.5	-15		
	IIL(5)	P87/AN7/MICIN weak signal input	VIN=VBIS-0.5V (VBIS : Bias voltage)	4.5–5.5	-15	-8.5	-4.2
Output high voltage	VOH(1)	•Port 0,1,3: CMOS output option •PWM2, PWM3	IOH=-1.0mA	4.5–5.5	VDD-1		
	VOH(2)		IOH=-0.5mA	3.0–5.5	VDD-1		
	VOH(3)		IOH=-0.1mA	2.5–5.5	VDD-0.5		
	VOH(4)	Port 71, 72, 73	IOH=-0.4mA	2.5–5.5	VDD-1		
	VOH(5)	S0/T0 to S15/T15	IOH=-20.0mA	4.5–5.5	VDD-1.8		
	VOH(6)		IOH=-10.0mA	3.0–5.5	VDD-1.8		
	VOH(7)		•IOH=-1.0mA •IOH at any single pin is not over 1mA.	2.5–5.5	VDD-1		
	VOH(8)	S16 to S51	IOH=-5.0mA	4.5–5.5	VDD-1.8		
	VOH(9)		IOH=-2.5mA	3.0–5.5	VDD-1.8		
	VOH(10)		•IOH=-1.0mA •IOH at any single pin is not over 1mA.	2.5–5.5	VDD-1		

V

Parameter	Symbol	Pins	Conditions	VDD[V]	Limits			unit
				min.	typ.	Max.		
Output low voltage	VOL(1)	Port 0, 1, 3	IOL=10mA	4.5–5.5			1.5	V
	VOL(2)		IOL=5mA	3.0–5.5			1.5	
	VOL(3)		IOL=1.6mA	2.5–5.5			0.4	
	VOL(4)	PWM2, PWM3	IOL=5mA	4.5–5.5			1.5	
	VOL(5)		IOL=2.5mA	3.0–5.5			1.5	
	VOL(6)		IOL=1mA	2.5–5.5			0.4	
	VOL(7)	•Port 7, 8 •XT2	IOL=1mA	2.5–5.5			0.4	
Pull-up resistor	Rpu	Port 0, 1, 3, 7	VOH=0.9VDD	4.5–5.5	15	40	70	kΩ
				2.5–4.5	25	70	150	
Output off-leak current	IOFF(1)	S0/T0 to S15/T15, S16 to S51	•Output P-ch Tr. OFF •VOUT=VSS	2.5–5.5	-1			μA
	IOFF(2)		•Output P-ch Tr. OFF •VOUT=VDD-40V	2.5–5.5	-30			
Resistance of the low level hold Tr.	Rinpd	S16 to S51	•Output P-ch Tr. OFF	2.5–5.5		200		kΩ
Pull-down resistor	Rpu	•Pull-down resistor •S0/T0 to S15/T15 •S16 to S47	•Output P-ch Tr. OFF •VOUT=3V •Vp=-30V	5.0	60	100	200	
Hysteresis voltage	VHIS(1)	•Port 1, 7 •RES		2.5–5.5		0.1VDD		V
	VHIS(2)	Port 87 weak signal input		2.5–5.5		0.1VDD		
Pin capacitance	CP	All pins	•f=1MHz •All other terminals connected to VSS. •Ta=25°C	2.5–5.5		10		pF
Input sensitivity	Vsen	Port 87 weak signal input		2.5–5.5	0.12VDD			Vpp

4. Serial input/output characteristics / Ta=-30°C to +70°C, VSS1=VSS2=0V

Parameter		Symbol	Pins	Conditions	VDD[V]	min.	typ.	max.	unit
Serial clock	Input clock	Cycle Time	tSCK(1)	SCK0(P12)	Refer to figure 6	2.5–5.5	4/3		
		Low Level pulse width	tSCKL(1)			2.5–5.5	2/3		
			tSCKLA(1)			2.5–5.5	2/3		
		High Level pulse width	tSCKH(1)			2.5–5.5	2/3		
			tSCKHA(1)			2.5–5.5	5		
	Serial clock	Cycle Time	tSCK(2)	SCK1(P15)	Refer to figure 6	2.5–5.5	2		
		Low Level pulse width	tSCKL(2)			2.5–5.5	1		
		High Level pulse width	tSCKH(2)			2.5–5.5	1		
	Output clock	Cycle Time	tSCK(3)	SCK0(P12)	<ul style="list-style-type: none"> •CMOS output option •Refer to figure 6 	2.5–5.5	4/3		
		Low Level pulse width	tSCKL(3)			2.5–5.5		1/2	
			tSCKLA(2)			SCK(P12) SI0	2.5–5.5	3/4	
		High Level pulse width	tSCKH(3)			2.5–5.5		1/2	
			tSCKHA(2)			SCK(P12) SI0	2.5–5.5	2	
Serial input	Cycle Time	tSCK(4)	SCK1(P15)	<ul style="list-style-type: none"> •CMOS output option •Refer to figure 6 	2.5–5.5	2			tCYC
	Low Level pulse width	tSCKL(4)			2.5–5.5		1/2		tSCK
	High Level pulse width	tSCKH(4)			2.5–5.5		1/2		
Serial output	Data set-up time	tsDI	SI0(P11), SI1(P14), SB0(P11), SB1(P14)	<ul style="list-style-type: none"> •Measured with respect to SI0CLK leading edge. •Refer to figure 6 	4.5–5.5	0.03			μs
	Data hold time	thDI			3.0–4.5	0.05			
	Output delay time	tdDO	SO0(P10), SO1(P13), SB0(011), SB1(P14)	<ul style="list-style-type: none"> •Measured with respect to SI0CLK trailing edge. •When port is open drain: Time delay from SI0CLK trailing edge to the SO data change. •Refer to figure 6 	2.5–3.0	0.1			1/3 tCYC +0.05
					3.0–5.5				
					2.5–3.0				1/3 tCYC +0.15

5. Pulse input conditions / Ta=-30°C to +70°C, VSS1=VSS2=0V

Parameter	Symbol	Pins	Conditions	Limits				
				VDD[V]	min.	typ.	max.	
High/low level pulse width	tPIH(1) tPIL(1)	INT0(P70), INT1(P71), INT2(P72), INT4(PWM2, PWM3, P32, P33), INT5(P34 to P37)	•Interrupt acceptable •Events to timer 0, 1 can be input.	2.5–5.5	1			tCYC
	tPIH(2) tPIL(2)	INT3(P73) (Noise rejection ratio set to 1/1.)	•Interrupt acceptable •Events to timer 0 can be input.	2.5–5.5	2			
	tPIH(3) tPIL(3)	INT3(P73) (Noise rejection ratio set to 1/32.)	•Interrupt acceptable •Events to timer 0 can be input.	2.5–5.5	64			
	tPIH(4) tPIL(4)	INT3(P73) (Noise rejection ratio set to 1/128.)	•Interrupt acceptable •Events to timer 0 can be input.	2.5–5.5	256			
	tPIH(5) tPIL(5)	MICIN(P87)	Weak signal detection counter enabled	2.5–5.5	1			
	tPIH(6) tPIL(6)	NKIN(P72)	High speed clock counter countable	2.5–5.5	1/12			
	tPIL(7)	RES	Reset possible	2.5–5.5	200			μs

6. AD converter characteristics / Ta=-30°C to +70°C, VSS1=VSS2=0V

Parameter	Symbol	Pins	Conditions	Limits				
				VDD[V]	min.	typ.	max.	
Resolution	N	AN0(P80) to AN7(P87), AN8(P70),		3.0–5.5		8		bit
Absolute precision	ET		(Note 3)	3.0–5.5			±1.5	LSB
Conversion time	tCAD	AN9(P71), AN10(XT1), AN11(XT2), AN12(P36), AN13(P37)	AD conversion time = $32 \times t\text{CYC}$ (ADCR2=0)	4.5–5.5	15.62 ($t\text{CYC} = 0.488\mu\text{s}$)		97.92 ($t\text{CYC} = 3.06\mu\text{s}$)	μs
				3.0–5.5	23.52 ($t\text{CYC} = 0.735\mu\text{s}$)		97.92 ($t\text{CYC} = 3.06\mu\text{s}$)	
				4.5–5.5	18.82 ($t\text{CYC} = 0.294\mu\text{s}$)		97.92 ($t\text{CYC} = 1.53\mu\text{s}$)	
				3.0–5.5	47.04 ($t\text{CYC} = 0.735\mu\text{s}$)		97.92 ($t\text{CYC} = 1.53\mu\text{s}$)	
Analog input voltage range	VAIN			3.0–5.5	VSS		VDD	V
IAINH IAINL		VAIN=VDD	3.0–5.5			1	μA	
		VAIN=VSS	3.0–5.5	-1				

(Note 3) Absolute precision not including quantizing error ($\pm 1/2$ LSB).

(Note 4) Conversion time means time from executing AD conversion instruction to loading complete digital value to register.

7. Current dissipation characteristics / Ta=-30°C to +70°C, VSS1=VSS2=0V

Parameter	Symbol	Pins	Conditions	Limits					
				VDD[V]	min.	typ.	max		
Current dissipation during basic operation (Note 5)	IDDOP(1)	VDD1=VDD2=VDD3=VDD4	<ul style="list-style-type: none"> •FmCF=10MHz for Ceramic resonator oscillation •FsX'tal=32.768kHz for crystal oscillation •System clock: 10MHz •Internal RC oscillation stopped. •Divider set to 1/1 	4.5–5.5		10.5	25	mA	
				3.0–4.5		5.2	20		
	IDDOP(2)		<ul style="list-style-type: none"> •CF1=20MHz for external clock •FsX'tal=32.768kHz for crystal oscillation •System clock: CF1 oscillation •Internal RC oscillation stopped. •Divider set to 1/2 	4.5–5.5		13	30		
				3.0–4.5		6	20		
	IDDOP(3)		<ul style="list-style-type: none"> •FmCF=4MHz Ceramic resonator oscillation •FsX'tal=32.768kHz for crystal oscillation •System clock: 4MHz •Internal RC oscillation stopped. •Divider set to 1/1 	4.5–5.5		5	15		
				2.5–4.5		2.5	8		
	IDDOP(4)		<ul style="list-style-type: none"> •FmCF=0Hz (No oscillation) •FsX'tal=32.768kHz for crystal oscillation •System clock: RC oscillation •Divider set to 1/2 	4.5–5.5		0.7	7		
				2.5–4.5		0.35	4		
	IDDOP(5)		<ul style="list-style-type: none"> •FmCF=0Hz (No oscillation) •FsX'tal=32.768kHz for crystal oscillation •System clock: 32.768KHz •Internal RC oscillation stopped. •Divider set to 1/2 	4.5–5.5		35	140		
				2.5–4.5		16	70		

Parameter	Symbol	Pins	Conditions	VDD[V]	Limits				
					min.	typ.	max.	unit	
Current dissipation HALT mode (Note 5)	IDDHALT(1)	VDD1= VDD2= VDD3= VDD4	HALT mode •FmCF=10MHz for Ceramic resonator oscillation •FsX'tal=32.768kHz for crystal oscillation •System clock : 10MHz •Internal RC oscillation stopped. •Divider: 1/1	4.5–5.5		3.5	10	mA	
				3.0–4.5		1.6	6		
	IDDHALT(2)		HALT mode •CF1=20MHz for external clock •FsX'tal=32.768kHz for crystal oscillation •System clock : CF1 oscillation •Internal RC oscillation stopped. •Divider 1/2	4.5–5.5		4.5	11		
				3.0–4.5		2.0	7		
	IDDHALT(3)		HALT mode •FmCF=4MHz for Ceramic resonator oscillation •FsX'tal=32.768kHz for crystal oscillation •System clock : 4MHz •Internal RC oscillation stopped. •Divider: 1/1	4.5–5.5		1.6	4.5		
				2.5–4.5		0.7	3		
	IDDHALT(4)		HALT mode •FmCF=0Hz (When oscillation stops.) •FsX'tal=32.768kHz for crystal oscillation •System clock : RC oscillation •Divider: 1/2	4.5–5.5		350	1200	μ A	
				2.5–4.5		160	500		
	IDDHALT(5)		HALT mode •FmCF=0Hz (When oscillation stops.) •FsX'tal=32.768kHz for crystal oscillation •Internal RC oscillation stopped. •System clock : 32.768kHz •Divider: 1/2	4.5–5.5		22.0	80		
				2.5–4.5		8.2	45		
Current dissipation HOLD mode	IDDHOLD(1)	VDD1	HOLD mode •CF1=VDD or open circuit (when using external clock)	4.5–5.5		0.05	20	μ A	
				2.5–4.5		0.01	15		
Current dissipation Date/time clock HOLD mode	IDDHOLD(2)	VDD1	Date/time clock HOLD mode •CF1=VDD or open circuit (when using external clock) •FsX'tal=32.768kHz for crystal oscillation	4.5–5.5		17.5	70		
				2.5–4.5		6.0	40		

(Note 5) The currents of the output transistors and the pull-up MOS transistors are ignored.

Main system clock oscillation circuit characteristics

The characteristics in the table bellow is based on the following conditions:

1. Use the standard evaluation board SANYO has provided.
2. Use the peripheral parts with indicated value externally.
3. The peripheral parts value is a recommended value of oscillator manufacturer.

Table 1. Main system clock oscillation circuit characteristics using ceramic resonator(with $R_f=1M\Omega$)

Frequency	Manufacturer	Oscillator	Circuit parameters			Operating supply voltage range [V]	Oscillation stabilizing time		Notes
			C1 [pF]	C2 [pF]	Rd1 [Ω]		Typ [mS]	Max [mS]	
10MHz	MURATA	CSTLS10M0G53-B0	(15)	(15)	330	3.0~5.5	0.07	0.25	Built-in C1,C2
		CSTCE10M0G52-R0	(10)	(10)	470	3.0~5.5	0.07	0.25	
4MHz	MURATA	CSTLS4M00G53-B0	(15)	(15)	1.0k	2.5~5.5	0.07	0.30	Built-in C1,C2
		CSTCR4M00G53-R0	(15)	(15)	1.5k	2.5~5.5	0.07	0.30	

The oscillation stabilizing time is a period until the oscillation becomes stable after VDD becomes higher than minimum operating voltage. (Refer to Figure4)

Sub system clock oscillation circuit characteristics

The characteristics in the table bellow is based on the following conditions:

1. Use the standard evaluation board SANYO has provided.
2. Use the peripheral parts with indicated value externally.
3. The peripheral parts value is a recommended value of oscillator manufacturer

Table 2. Subsystem clock oscillation circuit characteristics using crystal oscillator

Frequency	Manufacturer	Oscillator	Circuit parameters				Operating supply voltage range [V]	Oscillation stabilizing time		Notes
			C3 [pF]	C4 [pF]	Rf [Ω]	Rd2 [Ω]		Typ [S]	Max [S]	
32.768kHz	SEIKO EPSON	MC-306	18	18	10M	560k	2.5~5.5	1.0	3.0	Applicable CL value = 12.5pF

The oscillation stabilizing time is a period until the oscillation becomes stable after executing the instruction which starts the sub-clock oscillation or after releasing the HOLD mode. (Refer to Figure4)

(Notes) • Since the circuit pattern affects the oscillation frequency, place the oscillation-related parts as close to the oscillation pins as possible with the shortest possible pattern length.



Figure 1 Ceramic oscillation circuit
($R_f=1M\Omega$)

Figure 2 Crystal oscillation circuit




Figure 3 AC timing measurement point




Figure 4 Oscillation stablization time




Figure 5 Reset circuit




Figure 6 Serial input / output test condition




Figure 7 Pulse input timing condition

Differences between LC876900 series and LC876700 series

Function	LC876900 series	LC876700 series
On-chip frequency - variable RC oscillation circuit	None	On-chip Oscillation circuit
Timer 1	On-chip 8-bit prescaler	On-chip no prescaler
Timer 6, 7	On-chip toggle output • P06/T6O (Timer 6 with toggle output) • P07/T7O (Timer 7 with toggle output)	On-chip no toggle output
SIO0	Can be stopped and started when communicating data consecutively for each byte. (Can read out communicated byte number.)	Can't be stopped and started when communicating data consecutively for each byte.
ADC	Analog reference voltage can be selected from VDD1 or VDD2.	Analog reference voltage can't be selected from VDD1 or VDD2. Fixed VDD1.
PWM2, PWM3	On-chip two channels of 12-bit periodic variable PWM.	None
Clock output	On-chip clock output. (Can be selected from system clock and sub clock.) • P05/CKO (clock output)	
XT2 port output	Can be used as general output port. (Nch-open drain)	

Pin Assignment	LC876900 series	LC876700 series
3 Pin	PWM2/INT4/T1IN	P30/INT4/T1IN
4 Pin	PWM3/INT4/T1IN	P31/INT4/T1IN
9 Pin	P36/INT5/T1IN/AN12	P36/INT5/T1IN
10 Pin	P37/INT5/T1IN/AN13	P37/INT5/T1IN
28 Pin	P72/INT2/T0IN/NKIN	P72/INT2/T0IN/NKIN/AN12
29 Pin	P73/INT3/T0IN	P73/INT3/T0IN/AN13
51 Pin	VP (VFD power supply)	FIX0 (Test Pin)
92 Pin	P05/CKO	P05
93 Pin	P06/T6O	P06
94 Pin	P07/T7O	P07

Port•Option	LC876900 series	LC876700 series
S0~S31	On-chip pull-down resistor (fixed)	On-chip no pull-down resistor
S32~S47	Pull-down resistor can be On-chip for each bit by Mask Option. ※ <u>Read-Only Memory (Flash ROM) product isn't On-chip Pull-down resistor.</u>	

Operating supply voltage range	LC876900 series	LC876700 series
Operating supply voltage range / Operation cycle time	△ Flash / Mask△ 3.0 to 5.5[V] ($0.294\mu s \leq T_{cyc} \leq 200\mu s$) 2.5 to 5.5[V] ($0.735\mu s \leq T_{cyc} \leq 200\mu s$) ※ <u>Flash ROM version</u> <u>Except writing on-board (VDD < 4.5V)</u>	△ Flash△ 4.5 to 5.5[V] ($0.294\mu s \leq T_{cyc} \leq 200\mu s$) △ Mask△ 4.5 to 6.0[V] ($0.294\mu s \leq T_{cyc} \leq 200\mu s$)

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of January 2004. Specifications and information herein are subject to change without notice