
CCVGA7C9 Preliminary 7vs

# VGA OR DVI-I PORT COMPANION CIRCUIT

#### **■** DESCRIPTION

The UTC **CCVGA7C9** is an ESD solution for the VGA or DVI-I port connector. This device integrates ESD protection for all signals, level shifting for the DDC signals and buffering for the SYNC signals. ESD protection for the VIDEO, DDC and SYNC lines is implemented with low-capacitance current steering diodes

Separate positive supply rails are provided for the VIDEO, DDC and SYNC channels to facilitate interfacing with low voltage video controller ICs to provide design flexibility in multi-supply-voltage environments.



Two non-inverting drivers provide buffering for the HSYNC and VSYNC signals from the video controller IC (SYNC1, SYNC2). These buffers accept TTL input levels and convert them to CMOS output levels that swing between Ground and  $V_{CC\_SYNC}$ , which is typically 5V. Additionally, each driver has a series termination resistor ( $R_T$ ) connected to the SYNC\_OUT pin, eliminating the external termination resistors typically required for the HSYNC and VSYNC lines of the video cable. There are three versions with different values of RT to allow termination at typically  $65\Omega$  (UTC **CCVGA7C9**-00) or  $15\Omega$  (UTC **CCVGA7C9**-02).

Two N-channel MOSFETs provide the level shifting function required when the DDC controller is operated at a lower supply voltage than the monitor. The gate terminals for the MOSFETs (V<sub>CC\_DDC</sub>) should be connected to the supply rail (typically 3.3 V) that supplies power to the transceivers of the DDC controller.


All ESD diodes are designed to safely handle the high current spikes specified by IEC-61000-4-2 Level 4 ( $\pm$ 8kV contact discharge if C<sub>BYP</sub> is present,  $\pm$ 4kV if not). The ESD protection for the DDC signal pins are designed to prevent "back current" when the device is powered down while connected to a monitor that is powered up.

## **■** FEATURES

- \* 7 Channels of ESD protection for all VGA port connector pins meeting IEC-61000-4-2 Level 4 ESD requirements (±8kV contact discharge)
- \* Includes ESD protection, level-shifting, buffering and sync impedance matching
- \* Very low loading capacitance from ESD protection diodes on VIDEO lines (4pF maximum)
- \* 5V drivers for HSYNC and VSYNC lines
- \* Integrated impedance matching resistors on sync lines
- \* Bi-directional level shifting N-Channel FETs provided for DDC\_CLK & DDC\_DATA channels
- \* Backdrive protection on DDC lines


### **■** ORDERING INFORMATION

Ordering	Number	Dookson	Doolsing	
Lead Free	Halogen Free	Package	Packing	
CCVGA7C9L-R16-T	CCVGA7C9G-R16-T	SSOP-16	Tube	
CCVGA7C9L-R16-R	CCVGA7C9G-R16-R	SSOP-16	Tape Reel	



<u>www.unisonic.com.tw</u> 1 of 6


## **■ PIN CONFIGURATION**



#### **■** PIN DESCRIPTION

PIN NO.	PIN NAME	DESCRIPTION				
1	V <sub>CC_SYNC</sub>	This is an isolated supply input for the SYNC_1 and SYNC_2 level shifters and their associated ESD protection circuits.				
2	V <sub>CC_VIDEO</sub>	This is a supply pin specifically for the VIDEO_1, VIDEO_2 and VIDEO_3 ESD protection circuits.				
3	VIDEO_1	Video circul ECD protection shapped. This pip is typically tied and of the yideo lines				
4	VIDEO_2	Video signal ESD protection channel. This pin is typically tied one of the video lines between the VGA controller device and the video connector.				
5	VIDEO_3	between the VGA controller device and the video connector.				
6	GND	Ground.				
7	V <sub>CC_DDC</sub>	This is an isolated supply input for the DDC_1 and DDC_2 level-shifting N-FET gates.				
8	BYP	This input is Using a 0.2uF bypass capacitor will increase the ESD robustness of the system.				
9	DDC_OUT1	DDC signal output. Connects to the video connector side of one of the sync lines				
10	DDC_IN1	DDC signal input. Compared to the VCA controller side of one of the sumalines				
11	DDC_IN2	DDC signal input. Connects to the VGA controller side of one of the sync lines.				
12	DDC_OUT2	DDC signal output. Connects to the video connector side of one of the sync lines.				
13	SYNC_IN1	Sync signal buffer input. Connects to the VGA controller side of one of the sync lines.				
14	SYNC_OUT1	Sync signal buffer output. Connects to the video connector side of one of the sync lines.				
15	SYNC_IN2	Sync signal buffer input. Connects to the VGA controller side of one of the sync lines.				
16	SYNC_OUT2	Sync signal buffer output. Connects to the video connector side of one of the sync lines.				

## **■ BLOCK DIAGRAM**



## ■ ABSOLUTE MAXIMUM RATING

PARAMETER			RATINGS	UNIT
$V_{\text{CC\_VIDEO}},V_{\text{CC\_DDC}}$ and $V_{\text{CC\_SYNC}}$ Supply Voltage Inputs		V <sub>CC_VIDEO</sub> , V <sub>CC_DDC</sub> , V <sub>CC_SYNC</sub>	[GND-0.5]~+6.0	<b>V</b>
ESD Diode Forward Current (One Diode Conducting at a Time)			10	mA
DO Velta de et la cota	VIDEO_1, VIDEO_2, VIDEO_3		[GND-0.5]~[V <sub>CC_VIDEO</sub> +0.5]	V
	DDC_IN1, DDC_IN2		[GND-0.5]~6.0	V
DC Voltage at Inputs	DDC_OUT1, DDC_OUT2		[GND-0.5]~6.0	V
	SYNC_IN1, SYNC_IN2		[GND-0.5]~[V <sub>CC_SYNC</sub> +0.5]	V
Operating Temperatur	perating Temperature Range		-40~+85	°C
Storage Temperature		$T_{STG}$	-40~+150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

## ■ ELECTRICAL CHARACTERISTICS (Note 1)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>CC_VIDEO</sub> Supply Current	I <sub>CC_VIDEO</sub>	V <sub>CC_VIDEO</sub> =5.0V, VIDEO Inputs at V <sub>CC_VIDEO</sub> or GND			10	μΑ
V <sub>CC_DDC</sub> Supply Current	Icc_ddc	V <sub>CC_DDC</sub> =5.0V			10	μΑ
V <sub>CC_SYNC</sub> Supply Current	I <sub>CC_SYNC</sub>	V <sub>CC_SYNC</sub> =5V, SYNC Inputs at GND or V <sub>CC_SYNC</sub> , SYNC Outputs Unloaded V <sub>CC_SYNC</sub> =5V, SYNC Inputs at			50	μΑ
		3.0 V, SYNC Outputs Unloaded			2.0	mA
ESD Diode Forward Voltage	$V_{F}$	I <sub>F</sub> =10mA			1.0	V
Logic High Input Voltage	V <sub>IH</sub>	V <sub>CC SYNC</sub> =5.0V, (Note 2)	2.0			V
Logic Low Input Voltage	$V_{IL}$	V <sub>CC SYNC</sub> =5.0V, (Note 2)			0.6	V
Logic High Output Voltage	$V_{OH}$	I <sub>OH</sub> =0mA, V <sub>CC SYNC</sub> =5.0V, (Note 2)	4.85			V
Logic Low Output Voltage	$V_{OL}$	I <sub>OL</sub> =0mA, V <sub>CC SYNC</sub> =5.0V, (Note 2)			0.15	V
SYNC Driver Output Resistance (CCVGA7C9-00 only)	R <sub>OUT</sub>	$V_{CC\_SYNC}$ =5.0V, SYNC Inputs at GND or 3.0V		65		Ω
SYNC Driver Output Resistance (CCVGA7C9-02 only)	R <sub>out</sub>	V <sub>CC_SYNC</sub> =5.0V, SYNC Inputs at GND or 3.0V, (Note 2)		15		Ω
Logic High Output Voltage (CCVGA7C9-02 only)	V <sub>OH-02</sub>	I <sub>OH</sub> =24mA, V <sub>CC_SYNC</sub> =5.0V, (Note 2)	2.0			<b>&gt;</b>
Logic Low Output Voltage (CCVGA7C9-02 only)	V <sub>OL-02</sub>	I <sub>OL</sub> =24mA, V <sub>CC_SYNC</sub> =5.0V, (Note 2)			0.8	V
Input Current VIDEO Inputs	L	V <sub>CC VIDEO</sub> =5.0V, V <sub>IN</sub> =V <sub>CC VIDEO</sub> or GND			±1	μΑ
SYNC_IN1, SYNC_IN2 Inputs	I <sub>IN</sub>	V <sub>CC SYNC</sub> =5.0V, V <sub>IN</sub> =V <sub>CC SYNC</sub> or GND			±1	μΑ
Level Shifting N-MOSFET "OFF"	l <sub>OFF</sub>	(V <sub>CC_DDC</sub> - V <sub>DDC_IN</sub> )≤0.4V, V <sub>DDC_OUT</sub> =V <sub>CC_DDC</sub>			10	μΑ
State Leakage Current		(V <sub>CC_DDC</sub> - V <sub>DDC_OUT</sub> )≤0.4V, V <sub>DDC_</sub> IN = V <sub>CC_DDC</sub>			10	μΑ
Voltage Drop Across Level-Shifting N-MOSFET when "ON"	V <sub>ON</sub>	V <sub>CC_DDC</sub> =2.5V, V <sub>S</sub> =GND, I <sub>DS</sub> =3mA			0.18	V
VIDEO Input Capacitance		V <sub>CC VIDEO</sub> =5.0V, V <sub>IN</sub> =2.5V, f=1MHz			4	pF
(Note 3)	$C_{IN\_VID}$	$V_{CC\ VIDEO}$ =2.5V, $V_{IN}$ =1.25V, f=1MHz			4.5	pF
SYNC Driver L => H Propagation Delay	t <sub>PLH</sub>	C <sub>L</sub> =50pF, V <sub>CC</sub> =5.0V, Input tR and tF≤5ns			12	ns


# ■ ELECTRICAL CHARACTERISTICS(Cont.)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SYNC Driver H => L Propagation	<b>+</b>	C <sub>L</sub> =50pF, V <sub>CC</sub> =5.0V, Input t <sub>R</sub> and t <sub>F</sub> ≤5ns			12	ns
Delay	t <sub>PHL</sub>	CL-50pr, V <sub>CC</sub> -5.0V, input t <sub>R</sub> and t <sub>F</sub> 35ils			12	115
SYNC Driver Output Rise & Fall	1 1	C -5055 V -50V landt codt <555		4		
Times	t <sub>R</sub> , t <sub>F</sub>	C <sub>L</sub> =50pF, V <sub>CC</sub> =5.0V, Input t <sub>R</sub> and t <sub>F</sub> ≤5ns		4		ns
ESD Withstand Voltage (Note 3)	$V_{ESD}$	V <sub>CC VIDEO</sub> =V <sub>CC SYNC</sub> =5V	±8			kV

Notes: 1. All parameters specified over standard operating conditions unless otherwise noted.

- 2. These parameters apply only to the SYNC drivers. Note that  $R_{\text{OUT}}$ = $R_{\text{T}}$  +  $R_{\text{BUFFER}}$ .
- 3. The SYNC\_OUT pins on the UTC **CCVGA7C9**-02 are guaranteed for 2kV HBM ESD protection.

## **■ TYPICAL APPLICATION CIRCUIT**



#### Notes:

- 1. The UTC CCVGA7C9 should be placed as close to the VGA or DVI-I connector as possible.
- 2. The ESD protection channels VIDEO\_1, VIDEO\_2, VIDEO\_3 may be used interchangeably between the R, G, B signals.
- 3. If differential video signal routing is used, the RED, BLUE, and GREEN signal lines should be terminated with external  $37.5\Omega$  resistors.
- 4. "VF" are external video filters for the RGB signals.
- 5. The DDC level shifters DDC\_IN, DDC\_OUT, may be used interchangeably between DDCA\_CLK and DDCA\_DATA.
- 6. The SYNC buffers may be used interchangeably between HSYNC and VSYNC.

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.