# BTS5241-2L

Smart High-Side Power Switch PROFET

**Automotive Power** 





## **Table of Contents**

1	Block Diagram
1.1	Terms
<b>2</b> 2.1 2.2	Pin Configuration6Pin Assignment BTS5241-2L6Pin Definitions and Functions6
<b>3</b> 3.1	Electrical Characteristics       7         Maximum Ratings       7
4	Block Description and Electrical Characteristics
4.1	Power Stages
4.1.1	Output On-State Resistance9
4.1.2	Input Circuit 9
4.1.3	Inductive Output Clamp
4.1.4	Electrical Characteristics
4.2	Protection Functions
4.2.1	Over-Load Protection
4.2.2	Reverse Polarity Protection
4.2.3	Overvoltage Protection
4.2.4	Loss of Ground Protection
4.2.5	Electrical Characteristics
4.3	Diagnosis
4.3.1	ON-State Diagnosis
4.3.2	OFF-State Diagnosis
4.3.3	Sense Enable Function
4.3.4	Electrical Characteristics
5	Package Outlines BTS5241-2L
6	Revision History



# Smart High-Side Power Switch PROFET

BTS5241-2L






#### Overview

#### **Basic Features**

- Very low standby current
- 3.3 V and 5 V compatible logic pins
- Improved Electromagnetic Compatibility (EMC)
- Stable behavior at Undervoltage
- Logic ground independent from load ground
- Secure load turn-off while logic ground disconnected
- · Optimized inverse current capability
- Green Product (RoHS compliant)
- AEC Qualified



PG-DSO-12-9

#### **Description**

The BTS5241-2L is a dual channel high-side power switch (two times 25 m $\Omega$ ) in PG-DSO-12-9 power package providing embedded protective functions.

The Enhanced IntelliSense pins IS1 and IS2 provide a sophisticated diagnostic feedback signal including current sense function and open load in off state. The diagnosis signals can be switched on and off by the sense enable pin SEN.

An integrated ground resistor as well as integrated resistors at each input pin (IN1, IN2, SEN) reduce external components to a minimum.

The power transistor is built by a N-channel vertical power MOSFET with charge pump. The inputs are ground referenced CMOS compatible. The device is monolithically integrated in Smart SIPMOS technology.

#### **Product Summary**

Operating voltage	$V_{ m bb(on)}$	4.5 28 V
Overvoltage protection	$V_{\rm bb(AZ)}$	41 V
On-State resistance ( $T_{\rm j}$ = 150 °C)	R <sub>DS(ON)</sub>	50 mΩ
Nominal load current (one channel active)	I <sub>L(nom)</sub>	5.7 A
Current limitation	I <sub>L(LIM)</sub>	40 A
Current limitation repetitive	I <sub>L(SCr)</sub>	9.5 A
Stand-by current for whole device with load	I <sub>bb(OFF)</sub>	7.5 μA

Туре	Package	Marking
BTS5241-2L	PG-DSO-12-9	BTS5241-2L

Data Sheet 3 Rev. 1.4, 2008-05-05



#### **Protective Functions**

- · Reverse battery protection without external components
- · Short circuit protection
- Over-load protection
- Multi-step current limitation
- Thermal shutdown with restart
- · Thermal restart at reduced current limitation
- Overvoltage protection without external resistor
- · Loss of ground protection
- Electrostatic discharge protection (ESD)

#### **Diagnostic Functions**

- Enable function for diagnosis pins (IS1 and IS2)
- Proportional load current sense signal by current source
- Open load detection in ON-state by load current sense
- Open load detection in OFF-state by voltage source
- Feedback on Overtemperature and current limitation in ON-state

#### **Applications**

- µC compatible high-side power switch with diagnostic feedback for 12 V grounded loads
- · All types of resistive, inductive and capacitive loads
- · Most suitable for loads with high inrush currents, so as lamps
- Replaces electromechanical relays, fuses and discrete circuits

Data Sheet 4 Rev. 1.4, 2008-05-05



**Block DiagramTerms** 

## 1 Block Diagram




Figure 1 Block Diagram

## 1.1 Terms

Following figure shows all terms used in this data sheet.




Figure 2 Terms

Channel related symbols without channel number are valid for each channel separately.



Pin ConfigurationPin Assignment BTS5241-2L

## 2 Pin Configuration

## 2.1 Pin Assignment BTS5241-2L




Figure 3 Pin Configuration PG-DSO-12-9

## 2.2 Pin Definitions and Functions

Symbol	I/O	Function
IN1	I	Input signal for channel 1
IN2	I	Input signal for channel 2
IS1	0	Diagnosis output signal channel 1
IS2	0	Diagnosis output signal channel 2
SEN	I	Sense Enable input for channel 1&2
OUT1	0	Protected high-side power output channel 1 <sup>1)</sup>
OUT2	0	Protected high-side power output channel 21)
GND	_	Ground connection
VBB	-	Positive power supply for logic supply as well as output power supply
	IN1 IN2 IS1 IS2 SEN OUT1 OUT2 GND	IN1 I IN2 I IS1 O IS2 O SEN I OUT1 O OUT2 O GND -

<sup>1)</sup> All output pins of a channel have to be connected together on the PCB. PCB traces have to be designed to withstand the maximum current which can flow

Data Sheet 6 Rev. 1.4, 2008-05-05



**Electrical CharacteristicsMaximum Ratings** 

# 3 Electrical Characteristics

## 3.1 Maximum Ratings

Stresses above the ones listed here may cause permanent damage to the device. Exposure to maximum rating conditions for extended periods may affect device reliability.

 $T_i$  = 25 °C (unless otherwise specified)

Pos.	Parameter	Symbol	Limit	Values	Unit	<b>Test Conditions</b>	
			min.	max.			
Suppl	y Voltage						
3.1.1	Supply voltage	$V_{bb}$	-16	28	V		
3.1.2	Supply voltage for short circuit protection (single pulse) $(T_j = -40^{\circ}\text{C} 150^{\circ}\text{C})$	$V_{bb(SC)}$	0	28	V	$L = 8 \mu H$ $R = 0.2 \Omega^{-1}$	
3.1.3	Voltage at power transistor	$V_{DS}$	_	52	V		
3.1.4	4 Supply Voltage for Load Dump protection		_	53	V	$R_{\rm l} = 2 \Omega^{2}$ $R_{\rm L} = 6.8 \Omega$	
Power	Stages	1	1	1	"		
3.1.5	Load current	$I_{L}$	_	I <sub>L(LIM)</sub>	Α	3)	
3.1.6	Maximum energy dissipation per channel (single pulse)	$E_{AS}$	_	0.13	J	$I_{L(0)} = 5.5 \text{ A}$ $T_{j(0)} = 150^{\circ}\text{C}$ $V_{bb} = 12\text{V}$	
3.1.7	.1.7 Total power dissipation (DC) for whole device		_	2.0	W	$T_a = 85  ^{\circ}\text{C}$ $T_j \le 150  ^{\circ}\text{C}$	
Logic	Pins						
3.1.8	Voltage at input pin	$V_{IN}$	-5 -16	19	V	<i>t</i> ≤ 2 min.	
3.1.9	Current through input pin	$I_{IN}$	-2.0 -8.0	2.0	mA	<i>t</i> ≤ 2 min.	
3.1.10	Voltage at sense enable pin	$V_{\it SEN}$	-5 -16	19	V	<i>t</i> ≤ 2 min.	
3.1.11	Current through sense enable pin	$I_{SEN}$	-2.0 -8.0	2.0	mA	<i>t</i> ≤ 2 min.	
3.1.12	Current through sense pin	$I_{IS}$	-25	10	mA		
Tempe	eratures				<del>-</del>		
3.1.13	Junction temperature	$T_{j}$	-40	150	°C		
3.1.14	Dynamic temperature increase while switching	$\Delta T_{\rm j}$	_	60	°C		
3.1.15	Storage temperature	$T_{stg}$	-55	150	°C		
ESD S	usceptibility						
3.1.16	ESD susceptibility HBM IN, SEN IS OUT	$V_{ESD}$	-1 -2 -4	1 2 4	kV	according to EIA/JESD 22-A 114B	

Data Sheet 7 Rev. 1.4, 2008-05-05



# Smart High-Side Power Switch BTS5241-2L

#### **Electrical CharacteristicsMaximum Ratings**

- 1) R and L describe the complete circuit impedance including line, contact and generator impedances
- 2) Load Dump is specified in ISO 7637,  $R_1$  is the internal resistance of the Load Dump pulse generator
- 3) Current limitation is a protection feature. Operation in current limitation is considered as "outside" normal operating range. Protection features are not designed for continuous repetitive operation.
- 4) Pulse shape represents inductive switch off:  $I_L(t) = I_L(0) * (1 t / t_{peak}); 0 < t < t_{peak}$
- 5) Device mounted on PCB (50 mm x 50 mm x 1.5mm epoxy, FR4) with 6 cm $^2$  copper heatsinking area (one layer, 70  $\mu$ m thick) for  $V_{\rm bb}$  connection. PCB is vertical without blown air.

Data Sheet 8 Rev. 1.4, 2008-05-05



## 4 Block Description and Electrical Characteristics

### 4.1 Power Stages

The power stages are built by a N-channel vertical power MOSFET (DMOS) with charge pump.

## 4.1.1 Output On-State Resistance

The On-state resistance  $R_{\rm DS(ON)}$  depends on the supply voltage as well as the junction temperature  $T_{\rm j}$ . Figure 4 shows these dependencies for the typical On-state resistance. The On-state resistance in reverse polarity mode is described in Section 4.2.2.




Figure 4 Typical On-State Resistance

### 4.1.2 Input Circuit

**Figure 5** shows the input circuit of the BTS5241-2L. There is an integrated input resistor that makes external components obsolete. The current source to ground ensures that the device switches off in case of open input pin. The zener diode protects the input circuit against ESD pulses.




Figure 5 Input Circuit (IN1 and IN2)

A high signal at the input pin causes the power DMOS to switch on with a dedicated slope, which is optimized in terms of EMC emission.




Figure 6 Switching a Load (resistive)

Data Sheet 9 Rev. 1.4, 2008-05-05



## 4.1.3 Inductive Output Clamp

When switching off inductive loads with high-side switches, the potential at pin OUT drops below ground potential, because the inductance intends to continue driving the current.




Figure 7 Output Clamp (OUT1 and OUT2)

To prevent destruction of the device, there is a voltage clamp mechanism implemented that keeps that negative output voltage at a certain level ( $V_{\text{OUT(CL)}}$ ). See **Figure 7** and **Figure 8** for details. Nevertheless, the maximum allowed load inductance is limited.




Figure 8 Switching an Inductance

#### **Maximum Load Inductance**

While demagnetization of inductive loads, energy has to be dissipated in the BTS5241-2L. This energy can be calculated with following equation:

$$E = (V_{\text{bb}} + |V_{\text{OUT(CL)}}|) \cdot \left[ \frac{-|V_{\text{OUT(CL)}}|}{R_{\text{L}}} \cdot \ln \left( 1 + \frac{R_{\text{L}} \cdot I_{\text{L}}}{|V_{\text{OUT(CL)}}|} \right) + I_{\text{L}} \right] \cdot \frac{L}{R_{\text{L}}}$$

Following equation simplifies under the assumption of  $R_L = 0$ :

$$E = \frac{1}{2}LI_{L}^{2} \cdot \left(1 + \frac{V_{bb}}{|V_{OUT(CL)}|}\right)$$

The energy, which is converted into heat, is limited by the thermal design of the component. See **Figure 9** for the maximum allowed energy dissipation.

Data Sheet 10 Rev. 1.4, 2008-05-05






Figure 9 Maximum energy dissipation single pulse,  $T_{\rm j,Start}$  = 150°C;  $V_{\rm BB}$  = 12V



## 4.1.4 Electrical Characteristics

 $V_{\rm bb}$  = 9 V to 16 V,  $T_{\rm j}$  = -40 °C to +150 °C (unless otherwise specified) typical values:  $V_{\rm bb}$  = 13.5 V,  $T_{\rm j}$  = 25 °C

Pos.	Parameter	Symbol	Li	mit Valu	es	Unit	Test Conditions
			min.	typ.	max.		
Gene	ral		·	1	+		+
4.1.1	.1 Operating voltage		4.5	_	28	V	$V_{\rm IN} = 4.5 \text{ V}$ $R_{\rm L} = 12 \Omega$ $V_{\rm DS} < 0.5 \text{ V}$
4.1.2	Operating current  one channel all channels	$I_{GND}$	_ _	1.5 2.8	4 8	mA	V <sub>IN</sub> = 5 V
4.1.3			_ _ _	5 - -	7.5 7.5 19	μΑ	$V_{IN} = 0 \text{ V}$ $V_{SEN} = 0 \text{ V}$ $V_{OUT} < V_{OUT(OL)}$ $T_j = 25^{\circ}\text{C}$ $T_j = 105^{\circ}\text{C}$ $T_j = 150^{\circ}\text{C}$
Outp	ut characteristics			I.			,
4.1.4	On-State resistance per channel	$R_{DS(ON)}$	_ _	19 35	25 48	mΩ	$I_{L} = 5 \text{ A}$ $T_{j} = 25 \text{ °C}$ $T_{i} = 150 \text{ °C}$
4.1.5	Output voltage drop limitation at small load currents	$V_{\mathrm{DS(NL)}}$	-	40	-	mV	I <sub>L</sub> < 0.5 A
4.1.6	Nominal load current per channel one channel active two channels active	$I_{L(nom)}$	5.7 4.4	_ _	_ _	A	$T_{\rm a}$ = 85 °C $T_{\rm j} \le$ 150 °C <sup>2) 3)</sup>
	ISO load current per channel one channel active two channels active	$I_{L(ISO)}$	12.7 12.7	_ _	_ _	A	$T_{\rm c}$ = 85 °C $V_{\rm DS}$ = 0.5 V <sup>3)</sup>
4.1.7	Output clamp	$V_{OUT(CL)}$	-24	-20	-17	V	I <sub>L</sub> = 40 mA
4.1.8	Output leakage current per channel	$I_{L(OFF)}$	_	1.5	8	μA	V <sub>IN</sub> = 0 V
4.1.9	Inverse current capability	$-I_{L(inv)}$	_	3	_	Α	1)
Therr	nal Resistance			I			
4.1.10	Junction to case	Rthjc	-	-	2.2	K/W	
4.1.11	Junction to ambient one channel active all channels active	Rthja	-	40 33	-		2)
Input	characteristics			I			
4.1.12	Input resistance	$R_{IN}$	2.3	3.6	5.3	kΩ	
4.1.13	L-input level	$V_{IN(L)}$	-0.3		1.0	V	
4.1.14	H-input level	$V_{IN(H)}$	2.6		17	V	
4.1.15	Input hysteresis	$\Delta V_{IN}$		0.4		V	1)
4.1.16	L-input current	$I_{IN(L)}$	3		75	μΑ	V <sub>IN</sub> = 0.4 V
4.1.17	H-input current	$I_{IN(H)}$	10	38	75	μΑ	V <sub>IN</sub> = 5 V

Data Sheet 12 Rev. 1.4, 2008-05-05



 $V_{\rm bb}$  = 9 V to 16 V,  $T_{\rm j}$  = -40 °C to +150 °C (unless otherwise specified)

typical values:  $V_{\rm bb}$  = 13.5 V,  $T_{\rm j}$  = 25 °C

Pos.	Parameter	Parameter Symbol		Limit Values			<b>Test Conditions</b>
			min.	typ.	max.		
Timin	gs	-					
4.1.18	Turn-on time to	$t_{ON}$		120	250	μs	$R_{\rm L}$ = 12 $\Omega$
	90% V <sub>bb</sub>						$V_{\rm bb} = 13.5 \text{ V}$
4.1.19	Turn-off time to	$t_{OFF}$		135	250	μs	$R_{\rm L}$ = 12 $\Omega$
	10% V <sub>bb</sub>						$V_{\rm bb} = 13.5 \text{ V}$
4.1.20	slew rate	$dV/dt_{ON}$	0.1	0.25	0.5	V/µs	$R_{\rm L}$ = 12 $\Omega$
	30% to 70% $V_{\rm bb}$						$V_{\rm bb} = 13.5 \text{ V}$
4.1.21	slew rate	$-dV/dt_{OFF}$	0.1	0.25	0.5	V/µs	$R_{\rm L}$ = 12 $\Omega$
	70% to 30% $V_{\rm bb}$						$R_{\rm L} = 12 \ \Omega$ $V_{\rm bb} = 13.5 \ {\rm V}$

<sup>1)</sup> Not subject to production test, specified by design

Note: Characteristics show the deviation of parameter at the given supply voltage and junction temperature.

Typical values show the typical parameters expected from manufacturing.

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to <a href="https://www.jedec.org">www.jedec.org</a>.

Data Sheet 13 Rev. 1.4, 2008-05-05

<sup>2)</sup> Device mounted on PCB (50 mm x 50 mm x 1.5mm epoxy, FR4) with 6 cm $^2$  copper heatsinking area (one layer, 70  $\mu$ m thick) for  $V_{\rm bb}$  connection. PCB is vertical without blown air.

<sup>3)</sup> Not subject to production test, parameters are calculated from  $R_{\rm DS(ON)}$  and  $R_{\rm th}$ 



**Protection Functions** 

#### 4.2 Protection Functions

The device provides embedded protective functions. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are neither designed for continuous nor repetitive operation.

#### 4.2.1 Over-Load Protection

The load current  $I_{\mathsf{OUT}}$  is limited by the device itself in case of over-load or short circuit to ground. There are two steps of current limitation which are selected automatically depending on the voltage  $V_{\mathsf{DS}}$  across the power DMOS. Please note that the voltage at the OUT pin is  $V_{\mathsf{DD}}$  -  $V_{\mathsf{DS}}$ . Please refer to the following figure for details.




Figure 10 Current Limitation (minimum values)

Current limitation is realized by increasing the resistance of the device which leads to rapid temperature rise inside. A temperature sensor for each channel causes an over-heated channel to switch off to prevent destruction. After cooling down with thermal hysteresis, the channel switches on again. Please refer to **Figure 11** for details.




Figure 11 Shut Down by Overtemperature

In short circuit condition, the load current is initially limited to  $I_{L(LIM)}$ . After thermal restart, the current limitation level is reduced to  $I_{L(SCr)}$ . The current limitation level is reset to  $I_{L(LIM)}$  by switching off the device ( $V_{IN}$  = 0 V).

### 4.2.2 Reverse Polarity Protection

The reverse current through the power transistors has to be limited by the connected loads. Additional power is dissipated by the integrated ground resistor. The current trough sense pins IS1 and IS2 has to be limited (please refer to maximum ratings on Page 7). The temperature protection is not active during reverse polarity.

### 4.2.3 Overvoltage Protection

In addition to the output clamp for inductive loads as described in **Section 4.1.3**, there is a clamp mechanism for overvoltage protection. Because of the integrated ground resistor, overvoltage protection does not require external components.

As shown in **Figure 12**, in case of supply voltages greater than  $V_{bb(AZ)}$ , the power transistors switch on, and the voltage across logic part is clamped. As a result, the internal ground potential rises to  $V_{bb}$  -  $V_{bb(AZ)}$ . Due to the ESD zener diodes, the potential at pin IN1, IN2 and SEN rises almost to that potential, depending on the impedance of the connected circuitry.

Data Sheet 14 Rev. 1.4, 2008-05-05



**Protection Functions** 




Figure 12 Overvoltage Protection

## 4.2.4 Loss of Ground Protection

In case of complete loss of the device ground connections, but connected load ground, the BTS5241-2L securely changes to or keeps in off state.



**Protection Functions** 

## 4.2.5 Electrical Characteristics

 $V_{\rm bb}$  = 9 V to 16 V,  $T_{\rm j}$  = -40 °C to +150 °C (unless otherwise specified)

typical values:  $V_{\rm bb} = 13.5 \text{ V}$ ,  $T_{\rm j} = 25 \,^{\circ}\text{C}$ 

Pos.	Parameter	Symbol	Limit Values			Unit	<b>Test Conditions</b>
			min.	typ.	max.		
Over-l	Load Protection						
4.2.1	Load current limitation	$I_{L(LIM)}$	40	_	55	Α	
4.2.2	Repetitive short circuit current limitation	$I_{L(SCr)}$	_	9.5	_	Α	$T_{\rm j} = T_{\rm j(SC)}^{1)}$
4.2.3	Initial short circuit shut down time	$t_{OFF(SC)}$	_	0.7	_	ms	$T_{\rm jStart}$ = 25 °C <sup>1)</sup>
4.2.4	Thermal shut down temperature	$T_{j(SC)}$	150	170 <sup>1)</sup>	_	°C	
4.2.5	Thermal hysteresis	$\Delta T_{\rm j}$	_	7	_	K	1)
Rever	se Battery		-1		•		
4.2.6	Drain source voltage during reverse polarity	$-V_{\scriptscriptstyle DS(REV)}$	_	_	800	mV	I <sub>L</sub> = -3.5 A
4.2.7	Reverse current through GND pin	$ extit{-}I_{ extit{GND}}$	_	70	_	mA	$V_{\rm bb}$ = -13.5 V <sup>1)</sup>
Groun	nd Circuit				•		
4.2.8	Integrated Resistor in GND line	$R_{GND}$	120	175	260	Ω	_
Overv	oltage		-1		•		
4.2.9	Overvoltage protection	$V_{ m bb(AZ)}$	41	47	53	V	$I_{\rm bb}$ = 150 $\mu$ A
Loss	of GND	<del>'</del>				•	
4.2.10	Output current while GND disconnected	$I_{L(GND)}$	-	_	1	mA	$I_{IN} = 0^{-1)(2)}$ $I_{SEN} = 0$ $I_{GND} = 0$ $I_{IS} = 0$

<sup>1)</sup> Not subject to production test, specified by design

<sup>2)</sup> no connection at these pins



## 4.3 Diagnosis

For diagnosis purpose, the BTS5241-2L provides an Enhanced IntelliSense signal at pins IS1 and IS2 that is enabled by pin SEN. The current sense signal  $I_{\rm IS}$ , a proportional signal to the load current (ratio  $k_{\rm ILIS} = I_{\rm L} / I_{\rm IS}$ ), is provided as long as no failure mode occurs. In case of open load in OFF-state, the voltage  $V_{\rm IS(fault)}$  is fed to the diagnosis pin.




Figure 13 Block Diagram: Diagnosis

Table 1 Truth Table

Operation Mode	Input	Output Level	Diagnostic Output			
	Level		SEN = H	SEN = L		
Normal Operation (OFF)	L	Z	Z	Z		
Short Circuit to GND		GND	Z	Z		
Overtemperature		Z	Z	Z		
Short Circuit to V <sub>bb</sub>		$V_{ m bb}$	$V_{\rm IS} = V_{\rm IS(fault)}$	Z		
Open Load		< V <sub>OUT(OL)</sub>	Z	Z		
		> V <sub>OUT(OL)</sub>	$V_{\rm IS} = V_{\rm IS(fault)}$	Z		
Normal Operation (ON)	Н	~V <sub>bb</sub>	$I_{\rm IS} = I_{\rm L} / k_{\rm ILIS}$	Z		
Current Limitation		< V <sub>bb</sub>	Z	Z		
Short Circuit to GND		~GND	Z	Z		
Overtemperature		Z	Z	Z		
Short Circuit to V <sub>bb</sub>		$V_{ m bb}$	$I_{\rm IS} < I_{\rm L} / k_{\rm ILIS}$	Z		
Open Load		~V <sub>bb</sub>	Z	Z		

L = Low Level, H = High Level, Z = high impedance, potential depends on leakage currents and external circuit



## 4.3.1 ON-State Diagnosis

The standard diagnosis signal is a current sense signal proportional to the load current. The accuracy of the ratio  $(k_{\rm ILIS} = I_{\rm L}/I_{\rm IS})$  depends on the temperature. Please refer to **Figure 14** for details. Usually a resistor  $R_{\rm IS}$  is connected to the current sense pin. It is recommended to use sense resistors  $R_{\rm IS} > 500~\Omega$ . A typical value is 4.7 k $\Omega$ 




Figure 14 Current sense ratio  $k_{\rm ILIS}^{1}$ 

In case of over-current as well as overtemperature, the current sense signal is switched off. As a result, one threshold is enough to distinguish between normal and faulty operation. Open load and over-load can be differentiated by switching off the channel and using open-load detection in off-state.

Details about timings between the diagnosis signal  $I_{\rm IS}$  and the output voltage  $V_{\rm OUT}$  and the load current  $I_{\rm L}$  in ON-state can be found in Figure 15.




Figure 15 Timing of Diagnosis Signal in ON-state

## 4.3.2 OFF-State Diagnosis

Details about timings between the diagnosis signal  $I_{\rm IS}$  and the output voltage  $V_{\rm OUT}$  and the load current  $I_{\rm L}$  in OFF-state can be found in Figure 16.

Data Sheet 18 Rev. 1.4, 2008-05-05

<sup>1)</sup> The curves show the behavior based on characterization data. The marked points are guaranteed in this Data Sheet in Section 4.3.4 (Position 4.3.7).






Figure 16 Timing of Diagnosis Signal in OFF-state

For open load diagnosis in off-state an external output pull-up resistor ( $R_{\rm OL}$ ) is necessary, because the integrated pull-down current  $I_{\rm L(PD)}$  causes secure suppression of the open load condition as long as no pull-up resistor is activated. For calculation of the pull-up resistor, the pull-down current  $I_{\rm L(PD)}$  and the open load threshold voltage  $V_{\rm OUT(OL)}$  has to be taken into account.

$$R_{\rm OL} = \frac{V_{\rm bb(min)} - V_{\rm OUT(OL,max)}}{I_{\rm L(PD,max)} + I_{\rm leakage}}$$

 $I_{\rm leakage}$  defines the leakage current in the complete system e.g. caused by humidity.  $V_{\rm bb(min)}$  is the minimum supply voltage at which the open load diagnosis in off-state must be ensured.

To reduce the stand-by current of the system, an open load resistor switch  $(S_{Ol})$  is recommended.

#### 4.3.3 Sense Enable Function

The diagnosis signals can be switched off by a low signal at sense enable pin (SEN). See **Figure 17** for details on the timing between SEN pin and diagnosis signal  $I_{\rm IS}$ . Please note that the diagnosis is enabled, when no signal is provided at pin SEN.




Figure 17 Timing of Sense Enable Signal

The SEN pin circuit is designed equal to the input pin. Please refer to **Figure 5** for details. The resistors  $R_{lim}$  are recommended to limit the current through the sense pins IS1 and IS2 in case of reverse polarity and overvoltage.

The stand-by current of the BTS5241-2L is minimized, when both input pins (IN1 and IN2) and the sense enable pin (SEN) are on low level or left open and  $V_{\rm OUT}$  <  $V_{\rm OUT(OL)}$ . In case of open load in off-state ( $V_{\rm OUT}$  >  $V_{\rm OUT(OL)}$  and  $V_{\rm IN}$  = 0 V), diagnosis tries to switch on automatically which causes an increase in supply current. To reduce the stand-by current to a minimum, the open load condition has to be suppressed by opening  $S_{\rm OL}$ .

Data Sheet 19 Rev. 1.4, 2008-05-05



## 4.3.4 Electrical Characteristics

 $V_{\rm bb}$  = 9 V to 16 V,  $T_{\rm j}$  = -40 °C to +150 °C,  $V_{\rm SEN}$  = 5 V (unless otherwise specified) typical values:  $V_{\rm bb}$  = 13.5 V,  $T_{\rm j}$  = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	<b>Test Conditions</b>
			min.	typ.	max.		
Open I	Load at OFF state						
4.3.1	Open load detection threshold voltage	$V_{OUT(OL)}$	2.0	3.2	4.4	V	
4.3.2	Integrated output pull-down current	-I <sub>L(PD)</sub>	200	300	400	μΑ	$V_{\rm OUT} > V_{\rm OUT(OL)}$
4.3.3	Sense signal in case of open load	$V_{IS(fault)}$	5.0	6.4	8	V	$V_{\mathrm{IN}}$ = 0 V $V_{\mathrm{OUT}}$ = $V_{\mathrm{bb}}$ $I_{\mathrm{IS}}$ = 1 mA
4.3.4	Sense signal current limitation	$I_{IS(LIM)}$	4	_	_	mA	$V_{\text{IN}} = 0 \text{ V}$ $V_{\text{OUT}} = V_{\text{bb}}$
4.3.5	Sense signal invalid after negative input slope	t <sub>d(fault)</sub>	_	_	1.2	ms	$V_{\text{IN}} = 5 \text{ V to 0 V}$ $V_{\text{OUT}} = V_{\text{bb}}$
4.3.6	Fault signal settling time	$t_{ m s(fault)}$	_	_	200	μs	$V_{\rm IN}$ = 0 V $V_{\rm OUT}$ = 0 V to $V_{\rm OUT(OL)}$ $I_{\rm IS}$ = 1 mA
Load C	Current Sense		-	·	+		
4.3.7	Current sense ratio	$k_{ILIS}$	_	_	_	_	$V_{\text{IN}}$ = 5 V
	$I_{L} = 0.5 \text{ A}$ $I_{L} = 3.0 \text{ A}$ $I_{L} = 6.0 \text{ A}$		4170 4300 4350	5420 4850 4850	6670 5400 5350	_	T <sub>j</sub> = -40 °C
	$I_{\perp} = 0.5 \text{ A}$ $I_{\perp} = 3.0 \text{ A}$ $I_{\perp} = 6.0 \text{ A}$		4450 4500 4550	5250 4950 4950	6050 5400 5350	_	T <sub>j</sub> = 150 °C
4.3.8	Current sense voltage limitation	$V_{\rm IS(LIM)}$	5.0	6.3	7.5	٧	$I_{\rm IS}$ = 0.5 mA $I_{\rm L}$ = 5 A
4.3.9	Current sense leakage/offset current	$I_{\rm IS(LH)}$	_	-	5	μΑ	$V_{\text{IN}}$ = 5 V $I_{\text{L}}$ = 0 A
4.3.10	Current sense leakage, while diagnosis disabled	$I_{IS(dis)}$	_	_	2	μA	$V_{\text{SEN}}$ = 0 V $I_{\text{L}}$ = 5 A
4.3.11	Current sense settling time to I <sub>IS</sub> static ±10% after positive input slope	$t_{\rm sIS(ON)}$	_	_	300	μs	$V_{IN}$ = 0 V to 5 V $I_{L}$ = 5 A <sup>1)</sup>
4.3.12	Current sense settling time to <i>I</i> <sub>IS</sub> static ±10% after change of load current	$t_{\rm sIS(LC)}$	_	_	50	μs	$V_{\rm IN}$ = 5 V $I_{\rm L}$ = 3 A to 5 A <sup>1)</sup>
Sense	Enable						
4.3.13	Input resistance	$R_{SEN}$	2.3	3.6	5.3	kΩ	_
4.3.14	L-input level	$V_{\rm SEN(L)}$	-0.3	_	1.0	V	_
4.3.15	H-input level	$V_{\rm SEN(H)}$	2.6	-	17	V	_
4.3.16	L-input current	$I_{\rm SEN(L)}$	3	_	75	μΑ	V <sub>SEN</sub> = 0.4 V
4.3.17	H-input current	$I_{\rm SEN(H)}$	10	38	75	μΑ	V <sub>SEN</sub> = 5 V



# Smart High-Side Power Switch BTS5241-2L

**Diagnosis** 

 $V_{\rm bb}$  = 9 V to 16 V,  $T_{\rm j}$  = -40 °C to +150 °C,  $V_{\rm SEN}$  = 5 V (unless otherwise specified) typical values:  $V_{\rm bb}$  = 13.5 V,  $T_{\rm j}$  = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	Test Conditions
			min.	typ.	max.		
4.3.18	Current sense settling time	$t_{\sf sIS(SEN)}$	_	3	10	μs	$V_{\text{SEN}} = 0 \text{ V to 5 V}$ $V_{\text{IN}} = 0 \text{ V}$ $V_{\text{OUT}} > V_{\text{OUT(OL)}}$
4.3.19	Current sense deactivation time	$t_{\sf dIS(SEN)}$	_	_	10	μs	$V_{\rm SEN}$ = 5 V to 0 V $I_{\rm IS}$ = 1 mA $R_{\rm IS}$ = 5 k $\Omega$ <sup>1)</sup>

<sup>1)</sup> Not subject to production test, specified by design



Package Outlines BTS5241-2L

## 5 Package Outlines BTS5241-2L




Figure 18 PG-DSO-12-9 (Plastic Dual Small Outline Package)

#### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).





**Revision History** 

# 6 Revision History

Date	Changes
2008-05-05	Initial version of RoHS-compliant derivate of BTS5241-2L
	Page 3: AEC certified statement added
	Page 3 and Page 20: RoHS compliance statement and Green product feature added
	Page 3 and Page 20: Package changed to RoHS compliant version Legal Disclaimer updated
	reversesave feature removed. Modification of the parameter 4.2.6 from $35m\Omega$ resistance to 800mV voltage drop. Change of the Parameter name Page 6: adding the footnote for output. Connection of the two pins necessary.

Edition 2008-05-05

Published by Infineon Technologies AG 81726 Munich, Germany © 5/5/08 Infineon Technologies AG All Rights Reserved.

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.