## 1. Overview

### 1.1 Features

The R8C/54E Group, R8C/54F Group, R8C/54G Group, R8C/54H Group of single-chip microcontrollers (MCUs) incorporate the R8C CPU core, which provides sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, the CPU core is capable of executing instructions at high speed. In addition, it features a multiplier for high-speed arithmetic processing.
Power consumption is low, and additional power control is possible by selecting the operating mode. The R8C/54E Group, R8C/54F Group, R8C/54G Group, R8C/54H Group are also designed to maximize EMI/EMS performance. Integration of many peripheral functions, including multifunction timer and serial interface on the same chip, reduces the number of system components.
The R8C/54E Group and R8C/54F Group incorporate one channel of CAN module, ideal for the LAN systems of automotive and factory automation applications.
The R8C/54G Group and R8C/54H Group do not incorporate the CAN module.
The R8C/54E Group and R8C/54G Group also have on-chip data flash (1 KB $\times 4$ blocks) with background operation (BGO) function.

### 1.1.1 Applications

Automotive, etc.

### 1.1.2 Specifications

Tables 1.1 and 1.2 outline the R8C/54E Group Specifications. Tables 1.3 and 1.4 outline the R8C/54F Group Specifications. Tables 1.5 and 1.6 outline the R8C/54G Group Specifications. Tables 1.7 and 1.8 outline the R8C/54H Group Specifications.

Table 1.1 R8C/54E Group Specifications (1)

| Item | Function | Description |
| :---: | :---: | :---: |
| CPU | Central processing unit | R8C CPU core <br> - Number of fundamental instructions: 89 <br> - Minimum instruction execution time: 31.25 ns (CPU clock $=32 \mathrm{MHz}, \mathrm{VCC}=2.7 \mathrm{~V}$ to 5.5 V ) <br> - Multiplier: 16 bits $\times 16$ bits $\rightarrow 32$ bits <br> - Multiply-accumulate instruction: 16 bits $\times 16$ bits +32 bits $\rightarrow 32$ bits <br> - Operating mode: Single-chip mode (address space: 1 Mbyte) |
| Memory | ROM, RAM, data flash | Refer to Table 1.9 R8C/54E Group Product List. |
| Voltage detection | Voltage detection circuit | - Power-on reset <br> - Voltage detection with three check points (the detection levels for voltage detection 0 and voltage detection 1 can be selected.) |
| 1/O ports | Programmable I/O ports | - Input only: 1 <br> - CMOS I/O: 43, selectable pull-up resistor <br> - Peripheral mapping controller (PMC) allows communication function priority pin assignment selection. |
| Clock | Clock generation circuits | - 4 circuits: XIN clock oscillation circuit, <br> high-speed on-chip oscillator (with frequency adjustment function), <br> low-speed on-chip oscillator, <br> PLL frequency synthesizer (up to 32 MHz ), multiplied by 2, 4, 6, or 8 <br> - Oscillation stop detection: XIN clock oscillation stop detection function <br> - Frequency divider circuit: Divided by 1, 2, 4, 8, or 16 can be selected <br> - Low-power mode: Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator, PLL operating), wait mode, stop mode |
| Interrupts |  | - Number of interrupt vectors: 69 <br> - External interrupt inputs: 9 (INT $\times 5$, key input $\times 4$ ) <br> - Priority levels: 7 |
| Event link controller (ELC) |  | - Events output from peripheral functions can be linked to events input to different peripheral functions. <br> (22 sources $\times 7$ types of event link operations) <br> - Events can be handled independently from interrupt requests. |
| Watchdog timer |  | - 14 bits $\times 1$ (with prescaler) <br> - Selectable reset start function <br> - Selectable low-speed on-chip oscillator for the watchdog timer |
| DTC (data transfer controller) |  | - 1 channel <br> - Activation sources: 36 <br> - Transfer modes: 2 (normal mode, repeat mode) |

Table 1.2 R8C/54E Group Specifications (2)

| Item | Function | Description |
| :---: | :---: | :---: |
| Timer | Timers RJ_0 and RJ_1 | 16 bits $\times 1$ : 2 circuits integrated on-chip <br> Timer mode (periodic timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode |
|  | Timers RB2_0 | 16 bits $\times 1$ : 1 circuit integrated on-chip Timer mode (periodic timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode |
|  | Timers RC_0 | 16 bits (with 4 capture/compare registers) $\times 1$ : 1 circuit integrated on-chip Timer mode (input capture function, output compare function), PWM mode (output: 3 pins), PWM2 mode (PWM output: 1 pin) |
|  | Timers RD_0 | 16 bits (with 4 capture/compare registers) $\times 2$ : 1 circuit integrated on-chip Timer mode (input capture function, output compare function), PWM mode (output: 6 pins), reset synchronous PWM mode (three-phase waveform output (6 pins), sawtooth wave modulation), complementary PWM mode (threephase waveform output ( 6 pins), triangular wave modulation), PWM3 mode (PWM output with fixed period: 2 pins) |
|  | Timer RE2 | 8 bits $\times 1$ Compare match timer mode |
| Serial interface | UARTO_0 and UART0_1 | 2 channels Clock synchronous serial I/O mode, clock asynchronous serial I/O mode |
|  | UART2 | 1 channel Clock synchronous serial I/O mode, clock asynchronous serial I/O mode, special mode 3 (IE mode), multiprocessor communication mode |
| Clock Synchronous serial interface | $\begin{aligned} & \hline \text { SSU) } \\ & \text { SSU_0 and } \\ & \text { SSU_1 } \end{aligned}$ | 2 channels (also used for the $I^{2} \mathrm{C}$ bus) <br> (2 channels can be used only for communication function priority pin assignment (only 1 channel for others)) |
|  | $\begin{aligned} & \text { (I2} \left.{ }^{2} \mathrm{C} \text { bus }\right) \\ & 1^{2} \mathrm{C} \_0 \text { and } \mathrm{I}^{2} \mathrm{C} \_1 \end{aligned}$ | 2 channels (also used for the SSU) <br> (2 channels can be used only for communication function priority pin assignment (only 1 channel for others)) |
| LIN module | HW-LIN_0 and HW-LIN_1 | Hardware LIN 2 channels (timer RJ_0, RJ_1, UARTO_0, or UARTO_1 used) |
| CAN module | CAN_0 | 1 channel: 16 mailboxes (ISO11898-1 standard compliant) |
| A/D converter |  | Resolution: 10 bits $\times 12$ channels, sample and hold function, sweep mode |
| Comparator B |  | 2 circuits |
| CRC calculator |  | CRC-CCITT ( $\left.\mathrm{X}^{16}+\mathrm{X}^{12}+\mathrm{X}^{5}+1\right)$, CRC-16 ( $\left.\mathrm{X}^{16}+\mathrm{X}^{15}+\mathrm{X}^{2}+1\right)$ compliant |
| Flash memory |  | - Program/erase voltage: $\mathrm{VCC}=2.7 \mathrm{~V}$ to 5.5 V <br> - Read voltage: VCC $=2.7 \mathrm{~V}$ to 5.5 V <br> - Program/erase endurance:10,000 times (data flash) 1,000 times (program ROM) <br> - Program security: ROM code protect, ID code check <br> - Debug functions: On-chip debug, on-board flash rewrite function <br> - BGO (background operation) function (data flash) |
| Debug functions |  | - 1-wire debug interface provided (dedicated hardware provided) <br> - Hot plug connection is supported, allowing the debugger interface to be connected during user mode operation. |
| Operating frequency/ Power supply voltage |  | CPU clock $=32 \mathrm{MHz}(\mathrm{VCC}=2.7 \mathrm{~V}$ to 5.5 V$)$ |
| Current consumption |  | Typ. $14 \mathrm{~mA}(\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{f}(\mathrm{CPU})=32 \mathrm{MHz}$ ) |
| Operating ambient temperature |  | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (J version) <br> $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version) (1) |
| Package |  | $\begin{array}{\|l\|} \hline \text { 48-pin LQFP } \\ \text { Package code: PLQP0048KB-A (previous code: 48P6Q-A) } \\ \hline \end{array}$ |

Note:

1. Specify the K version if it is to be used.

Table 1.3 R8C/54F Group Specifications (1)

| Item | Function | Description |
| :---: | :---: | :---: |
| CPU | Central processing unit | R8C CPU core <br> - Number of fundamental instructions: 89 <br> - Minimum instruction execution time: 31.25 ns (CPU clock $=32 \mathrm{MHz}, \mathrm{VCC}=2.7 \mathrm{~V}$ to 5.5 V ) <br> - Multiplier: 16 bits $\times 16$ bits $\rightarrow 32$ bits <br> - Multiply-accumulate instruction: 16 bits $\times 16$ bits +32 bits $\rightarrow 32$ bits <br> - Operating mode: Single-chip mode (address space: 1 Mbyte) |
| Memory | ROM, RAM | Refer to Table 1.10 R8C/54F Group Product List. |
| Voltage detection | Voltage detection circuit | - Power-on reset <br> - Voltage detection with three check points (the detection levels for voltage detection 0 and voltage detection 1 can be selected.) |
| I/O ports | Programmable I/O ports | - Input only: 1 <br> - CMOS I/O: 43, selectable pull-up resistor <br> - Peripheral mapping controller (PMC) allows communication function priority pin assignment selection. |
| Clock | Clock generation circuits | - 4 circuits: XIN clock oscillation circuit, <br> high-speed on-chip oscillator (with frequency adjustment function), low-speed on-chip oscillator, <br> PLL frequency synthesizer (up to 32 MHz ), multiplied by $2,4,6$, or 8 <br> - Oscillation stop detection: XIN clock oscillation stop detection function <br> - Frequency divider circuit: Divided by 1, 2, 4, 8, or 16 can be selected <br> - Low-power mode: Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator, PLL operating), wait mode, stop mode |
| Interrupts |  | - Number of interrupt vectors: 69 <br> - External interrupt inputs: 9 (INT $\times 5$, key input $\times 4$ ) <br> - Priority levels: 7 |
| Event link controller (ELC) |  | - Events output from peripheral functions can be linked to events input to different peripheral functions. <br> (22 sources $\times 7$ types of event link operations) <br> - Events can be handled independently from interrupt requests. |
| Watchdog timer |  | - 14 bits $\times 1$ (with prescaler) <br> - Selectable reset start function <br> - Selectable low-speed on-chip oscillator for the watchdog timer |
| DTC (data transfer controller) |  | - 1 channel <br> - Activation sources: 36 <br> - Transfer modes: 2 (normal mode, repeat mode) |

Table 1.4 R8C/54F Group Specifications (2)

| Item | Function | Description |
| :---: | :---: | :---: |
| Timer | Timers RJ_0 and RJ_1 | 16 bits $\times 1$ : 2 circuits integrated on-chip <br> Timer mode (periodic timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode |
|  | Timers RB2_0 | 16 bits $\times 1$ : 1 circuit integrated on-chip <br> Timer mode (periodic timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode |
|  | Timers RC_0 | 16 bits (with 4 capture/compare registers) $\times 1$ : 1 circuit integrated on-chip Timer mode (input capture function, output compare function), PWM mode (output: 3 pins), PWM2 mode (PWM output: 1 pin) |
|  | Timers RD_0 | 16 bits (with 4 capture/compare registers) $\times 2$ : 1 circuit integrated on-chip Timer mode (input capture function, output compare function), PWM mode (output: 6 pins), reset synchronous PWM mode (three-phase waveform output (6 pins), sawtooth wave modulation), complementary PWM mode (threephase waveform output (6 pins), triangular wave modulation), PWM3 mode (PWM output with fixed period: 2 pins) |
|  | Timer RE2 | $\begin{aligned} & 8 \text { bits } \times 1 \\ & \text { Compare match timer mode } \end{aligned}$ |
| Serial interface | UARTO_0 and UART0_1 | 2 channels Clock synchronous serial I/O mode, clock asynchronous serial I/O mode |
|  | UART2 | ```1 channel Clock synchronous serial I/O mode, clock asynchronous serial I/O mode, special mode 3 (IE mode), multiprocessor communication mode``` |
| Clock Synchronous serial interface | $\begin{aligned} & \hline \text { (SSU) } \\ & \text { SSU_0 and } \\ & \text { SSU_1 } \end{aligned}$ | 2 channels (also used for the ${ }^{2} \mathrm{C}$ bus) <br> (2 channels can be used only for communication function priority pin assignment <br> (only 1 channel for others)) |
|  | $\begin{aligned} & \left(\mathrm{I}^{2} \mathrm{C} \text { bus }\right) \\ & \mathrm{I}^{2} \mathrm{C} \_0 \text { and } \mathrm{I}^{2} \mathrm{C} \_1 \end{aligned}$ | 2 channels (also used for the SSU) <br> (2 channels can be used only for communication function priority pin assignment (only 1 channel for others)) |
| LIN module | HW-LIN_0 and HW-LIN_1 | Hardware LIN 2 channels (timer RJ_0, RJ_1, UART0_0, or UARTO_1 used) |
| CAN module | CAN_0 | 1 channel: 16 mailboxes (ISO11898-1 standard compliant) |
| A/D converter |  | Resolution: 10 bits $\times 12$ channels, sample and hold function, sweep mode |
| Comparator B |  | 2 circuits |
| CRC calculator |  | CRC-CCITT ( $\left.\mathrm{X}^{16}+\mathrm{X}^{12}+\mathrm{X}^{5}+1\right)$, CRC-16 ( $\mathrm{X}^{16}+\mathrm{X}^{15}+\mathrm{X}^{2}+1$ ) compliant |
| Flash memory |  | - Program/erase voltage: VCC $=2.7 \mathrm{~V}$ to 5.5 V <br> - Read voltage: VCC = 2.7 V to 5.5 V <br> - Program/erase endurance: 1,000 times (program ROM) <br> - Program security: ROM code protect, ID code check <br> - Debug functions: On-chip debug, on-board flash rewrite function |
| Debug functions |  | - 1-wire debug interface provided (dedicated hardware provided) <br> - Hot plug connection is supported, allowing the debugger interface to be connected during user mode operation. |
| Operating frequency/ Power supply voltage |  | CPU clock $=32 \mathrm{MHz}(\mathrm{VCC}=2.7 \mathrm{~V}$ to 5.5 V$)$ |
| Current consumption |  | Typ. $14 \mathrm{~mA}(\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{f}(\mathrm{CPU})=32 \mathrm{MHz})$ |
| Operating ambient temperature |  | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (J version) <br> $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version) ${ }^{(1)}$ |
| Package |  | 48-pin LQFP <br> Package code: PLQP0048KB-A (previous code: 48P6Q-A) |

Note:

1. Specify the $K$ version if it is to be used.

Table 1.5 R8C/54G Group Specifications (1)

| Item | Function | Description |
| :---: | :---: | :---: |
| CPU | Central processing unit | R8C CPU core <br> - Number of fundamental instructions: 89 <br> - Minimum instruction execution time: 31.25 ns (CPU clock $=32 \mathrm{MHz}, \mathrm{VCC}=2.7 \mathrm{~V}$ to 5.5 V ) <br> - Multiplier: 16 bits $\times 16$ bits $\rightarrow 32$ bits <br> - Multiply-accumulate instruction: 16 bits $\times 16$ bits +32 bits $\rightarrow 32$ bits <br> - Operating mode: Single-chip mode (address space: 1 Mbyte) |
| Memory | ROM, RAM, data flash | Refer to Table 1.11 R8C/54G Group Product List. |
| Voltage detection | Voltage detection circuit | - Power-on reset <br> - Voltage detection with three check points (the detection levels for voltage detection 0 and voltage detection 1 can be selected.) |
| I/O ports | Programmable I/O ports | - Input only: 1 <br> - CMOS I/O: 43, selectable pull-up resistor <br> - Peripheral mapping controller (PMC) allows communication function priority pin assignment selection. |
| Clock | Clock generation circuits | - 4 circuits: XIN clock oscillation circuit, <br> high-speed on-chip oscillator (with frequency adjustment function), <br> low-speed on-chip oscillator, <br> PLL frequency synthesizer (up to 32 MHz ), multiplied by 2, 4, 6, or 8 <br> - Oscillation stop detection: XIN clock oscillation stop detection function <br> - Frequency divider circuit: Divided by 1, 2, 4, 8, or 16 can be selected <br> - Low-power mode: Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator, PLL operating), wait mode, stop mode |
| Interrupts |  | - Number of interrupt vectors: 69 <br> - External interrupt inputs: 9 (INT $\times 5$, key input $\times 4$ ) <br> - Priority levels: 7 |
| Event link controller (ELC) |  | - Events output from peripheral functions can be linked to events input to different peripheral functions. <br> (22 sources $\times 7$ types of event link operations) <br> - Events can be handled independently from interrupt requests. |
| Watchdog timer |  | - 14 bits $\times 1$ (with prescaler) <br> - Selectable reset start function <br> - Selectable low-speed on-chip oscillator for the watchdog timer |
| DTC (data transfer controller) |  | - 1 channel <br> - Activation sources: 36 <br> - Transfer modes: 2 (normal mode, repeat mode) |

Table 1.6 R8C/54G Group Specifications (2)

| Item | Function | Description |
| :---: | :---: | :---: |
| Timer | Timers RJ_0 and RJ_1 | 16 bits $\times 1$ : 2 circuits integrated on-chip <br> Timer mode (periodic timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode |
|  | Timers RB2_0 | 16 bits $\times 1$ : 1 circuit integrated on-chip <br> Timer mode (periodic timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode |
|  | Timers RC_0 | 16 bits (with 4 capture/compare registers) $\times 1$ : 1 circuit integrated on-chip Timer mode (input capture function, output compare function), PWM mode (output: 3 pins), PWM2 mode (PWM output: 1 pin) |
|  | Timers RD_0 | 16 bits (with 4 capture/compare registers) $\times 2$ : 1 circuit integrated on-chip Timer mode (input capture function, output compare function), PWM mode (output: 6 pins), reset synchronous PWM mode (three-phase waveform output (6 pins), sawtooth wave modulation), complementary PWM mode (threephase waveform output ( 6 pins), triangular wave modulation), PWM3 mode (PWM output with fixed period: 2 pins) |
|  | Timer RE2 | 8 bits $\times 1$ Compare match timer mode |
| Serial interface | UARTO_0 and UARTO_1 | 2 channels Clock synchronous serial I/O mode, clock asynchronous serial I/O mode |
|  | UART2 | 1 channel Clock synchronous serial I/O mode, clock asynchronous serial I/O mode, special mode 3 (IE mode), multiprocessor communication mode |
| Clock Synchronous serial interface | (SSU) SSU_0 and SSU_1 | 2 channels (also used for the ${ }^{2} \mathrm{C}$ bus) <br> (2 channels can be used only for communication function priority pin assignment (only 1 channel for others)) |
|  | $\begin{aligned} & \left.\hline \mathrm{I}^{2} \mathrm{C} \text { bus }\right) \\ & \mathrm{I}^{2} \mathrm{C} \_0 \text { and } \mathrm{I}^{2} \mathrm{C} \_1 \end{aligned}$ | 2 channels (also used for the SSU) <br> (2 channels can be used only for communication function priority pin assignment (only 1 channel for others)) |
| LIN module | HW-LIN_0 and HW-LIN_1 | Hardware LIN 2 channels (timer RJ_0, RJ_1, UARTO_0, or UARTO_1 used) |
| A/D converter |  | Resolution: 10 bits $\times 12$ channels, sample and hold function, sweep mode |
| Comparator B |  | 2 circuits |
| CRC calculator |  | CRC-CCITT ( $\left.\mathrm{X}^{16}+\mathrm{X}^{12}+\mathrm{X}^{5}+1\right)$, CRC-16 ( $\left.\mathrm{X}^{16}+\mathrm{X}^{15}+\mathrm{X}^{2}+1\right)$ compliant |
| Flash memory |  | - Program/erase voltage: VCC $=2.7 \mathrm{~V}$ to 5.5 V <br> - Read voltage: VCC $=2.7 \mathrm{~V}$ to 5.5 V <br> - Program/erase endurance:10,000 times (data flash) 1,000 times (program ROM) <br> - Program security: ROM code protect, ID code check <br> - Debug functions: On-chip debug, on-board flash rewrite function <br> - BGO (background operation) function (data flash) |
| Debug functions |  | - 1-wire debug interface provided (dedicated hardware provided) <br> - Hot plug connection is supported, allowing the debugger interface to be connected during user mode operation. |
| Operating frequency/ Power supply voltage |  | CPU clock $=32 \mathrm{MHz}(\mathrm{VCC}=2.7 \mathrm{~V}$ to 5.5 V$)$ |
| Current consumption |  | Typ. 14 mA (VCC = 5.0 V, f(CPU) $=32 \mathrm{MHz}$ ) |
| Operating ambient temperature |  | $\begin{aligned} & -40^{\circ} \mathrm{C} \text { to } 85^{\circ} \mathrm{C}(\mathrm{~J} \text { version }) \\ & -40^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C} \text { (K version) }{ }^{(1)} \end{aligned}$ |
| Package |  | 48-pin LQFP <br> Package code: PLQP0048KB-A (previous code: 48P6Q-A) |

Note:

1. Specify the K version if it is to be used.

Table 1.7 R8C/54H Group Specifications (1)

| Item | Function | Description |
| :---: | :---: | :---: |
| CPU | Central processing unit | R8C CPU core <br> - Number of fundamental instructions: 89 <br> - Minimum instruction execution time: 31.25 ns (CPU clock $=32 \mathrm{MHz}, \mathrm{VCC}=2.7 \mathrm{~V}$ to 5.5 V ) <br> - Multiplier: 16 bits $\times 16$ bits $\rightarrow 32$ bits <br> - Multiply-accumulate instruction: 16 bits $\times 16$ bits +32 bits $\rightarrow 32$ bits <br> - Operating mode: Single-chip mode (address space: 1 Mbyte) |
| Memory | ROM, RAM | Refer to Table 1.12 R8C/54H Group Product List. |
| Voltage detection | Voltage detection circuit | - Power-on reset <br> - Voltage detection with three check points (the detection levels for voltage detection 0 and voltage detection 1 can be selected.) |
| I/O ports | Programmable I/O ports | - Input only: 1 <br> - CMOS I/O: 43, selectable pull-up resistor <br> - Peripheral mapping controller (PMC) allows communication function priority pin assignment selection. |
| Clock | Clock generation circuits | - 4 circuits: XIN clock oscillation circuit, <br> high-speed on-chip oscillator (with frequency adjustment function), low-speed on-chip oscillator, <br> PLL frequency synthesizer (up to 32 MHz ), multiplied by $2,4,6$, or 8 <br> - Oscillation stop detection: XIN clock oscillation stop detection function <br> - Frequency divider circuit: Divided by 1, 2, 4, 8, or 16 can be selected <br> - Low-power mode: Standard operating mode (high-speed clock, high-speed on-chip oscillator, low-speed on-chip oscillator, PLL operating), wait mode, stop mode |
| Interrupts |  | - Number of interrupt vectors: 69 <br> - External interrupt inputs: 9 (INT $\times 5$, key input $\times 4$ ) <br> - Priority levels: 7 |
| Event link controller (ELC) |  | - Events output from peripheral functions can be linked to events input to different peripheral functions. <br> (22 sources $\times 7$ types of event link operations) <br> - Events can be handled independently from interrupt requests. |
| Watchdog timer |  | - 14 bits $\times 1$ (with prescaler) <br> - Selectable reset start function <br> - Selectable low-speed on-chip oscillator for the watchdog timer |
| DTC (data transfer controller) |  | - 1 channel <br> - Activation sources: 36 <br> - Transfer modes: 2 (normal mode, repeat mode) |

Table 1.8 R8C/54H Group Specifications (2)

| Item | Function | Description |
| :---: | :---: | :---: |
| Timer | Timers RJ_0 and RJ_1 | 16 bits $\times 1$ : 2 circuits integrated on-chip <br> Timer mode (periodic timer), pulse output mode (output level inverted every period), event counter mode, pulse width measurement mode, pulse period measurement mode |
|  | Timers RB2_0 | 16 bits $\times 1$ : 1 circuit integrated on-chip Timer mode (periodic timer), programmable waveform generation mode (PWM output), programmable one-shot generation mode, programmable wait one-shot generation mode |
|  | Timers RC_0 | 16 bits (with 4 capture/compare registers) $\times 1$ : 1 circuit integrated on-chip Timer mode (input capture function, output compare function), PWM mode (output: 3 pins), PWM2 mode (PWM output: 1 pin) |
|  | Timers RD_0 | 16 bits (with 4 capture/compare registers) $\times 2$ : 1 circuit integrated on-chip Timer mode (input capture function, output compare function), PWM mode (output: 6 pins), reset synchronous PWM mode (three-phase waveform output (6 pins), sawtooth wave modulation), complementary PWM mode (threephase waveform output ( 6 pins), triangular wave modulation), PWM3 mode (PWM output with fixed period: 2 pins) |
|  | Timer RE2 | 8 bits $\times 1$ Compare match timer mode |
| Serial interface | UARTO_0 and UART0_1 | 2 channels Clock synchronous serial I/O mode, clock asynchronous serial I/O mode |
|  | UART2 | 1 channel Clock synchronous serial I/O mode, clock asynchronous serial I/O mode, special mode 3 (IE mode), multiprocessor communication mode |
| Clock Synchronous serial interface | $\begin{aligned} & \hline \text { SSU) } \\ & \text { SSU_0 and } \\ & \text { SSU_1 } \end{aligned}$ | 2 channels (also used for the ${ }^{2} \mathrm{C}$ bus) <br> (2 channels can be used only for communication function priority pin assignment (only 1 channel for others)) |
|  | $\begin{aligned} & \text { (I2} \left.{ }^{2} \mathrm{C} \text { bus }\right) \\ & 1^{2} \mathrm{C} \_0 \text { and } \mathrm{I}^{2} \mathrm{C} \_1 \end{aligned}$ | 2 channels (also used for the SSU) <br> (2 channels can be used only for communication function priority pin assignment (only 1 channel for others)) |
| LIN module | HW-LIN 0 and HW-LIN_1 | Hardware LIN 2 channels (timer RJ_0, RJ_1, UARTO_0, or UARTO_1 used) |
| A/D converter |  | Resolution: 10 bits $\times 12$ channels, sample and hold function, sweep mode |
| Comparator B |  | 2 circuits |
| CRC calculator |  | CRC-CCITT ( $\left.\mathrm{X}^{16}+\mathrm{X}^{12}+\mathrm{X}^{5}+1\right)$, CRC-16 ( $\left.\mathrm{X}^{16}+\mathrm{X}^{15}+\mathrm{X}^{2}+1\right)$ compliant |
| Flash memory |  | - Program/erase voltage: VCC $=2.7 \mathrm{~V}$ to 5.5 V <br> - Read voltage: VCC $=2.7 \mathrm{~V}$ to 5.5 V <br> - Program/erase endurance: 1,000 times (program ROM) <br> - Program security: ROM code protect, ID code check <br> - Debug functions: On-chip debug, on-board flash rewrite function |
| Debug functions |  | - 1-wire debug interface provided (dedicated hardware provided) <br> - Hot plug connection is supported, allowing the debugger interface to be connected during user mode operation. |
| Operating frequency/ Power supply voltage |  | CPU clock $=32 \mathrm{MHz}(\mathrm{VCC}=2.7 \mathrm{~V}$ to 5.5 V$)$ |
| Current consumption |  | Typ. $14 \mathrm{~mA}(\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{f}(\mathrm{CPU})=32 \mathrm{MHz})$ |
| Operating ambient temperature |  | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (J version) <br> $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version) (1) |
| Package |  | 48-pin LQFP <br> Package code: PLQP0048KB-A (previous code: 48P6Q-A) |

Note:

1. Specify the $K$ version if it is to be used.

### 1.2 Product List

Table 1.9 shows the R8C/54E Group Product List. Figure 1.1 shows the R8C/54E Group Product Part Number Structure. Table 1.10 shows the R8C/54F Group Product List. Figure 1.2 shows the R8C/54F Group Product Part Number Structure. Table 1.11 shows the R8C/54G Group Product List. Figure 1.3 shows the R8C/54G Group Product Part Number Structure. Table 1.12 shows the R8C/54H Group Product List. Figure 1.4 shows the R8C/54H Group Product Part Number Structure.

Table 1.9 R8C/54E Group Product List
Current of Sep 2012

| Part No. |  | Internal ROM Capacity |  | Internal RAM <br> Capacity | Package Type |
| :--- | :---: | :---: | :---: | :---: | :---: | Remarks

Part No. R

Figure 1.1 R8C/54E Group Product Part Number Structure

Table 1.10 R8C/54F Group Product List
Current of Sep 2012

| Part No. | Internal ROM Capacity | Internal RAM Capacity | Package Type | Remarks |
| :---: | :---: | :---: | :---: | :---: |
|  | Program ROM |  |  |  |
| R5F21546FJFP | 32 Kbytes | 2.5 Kbytes | PLQP0048KB-A | J version |
| R5F21547FJFP | 48 Kbytes | 4 Kbytes |  |  |
| R5F21548FJFP | 64 Kbytes | 6 Kbytes |  |  |
| R5F2154AFJFP | 96 Kbytes | 8 Kbytes |  |  |
| R5F2154CFJFP | 128 Kbytes | 10 Kbytes |  |  |
| R5F21546FKFP | 32 Kbytes | 2.5 Kbytes |  | K version |
| R5F21547FKFP | 48 Kbytes | 4 Kbytes |  |  |
| R5F21548FKFP | 64 Kbytes | 6 Kbytes |  |  |
| R5F2154AFKFP | 96 Kbytes | 8 Kbytes |  |  |
| R5F2154CFKFP | 128 Kbytes | 10 Kbytes |  |  |

Part No. R 5 F 2154 C F J FP
R F

Figure 1.2 R8C/54F Group Product Part Number Structure

Table 1.11 R8C/54G Group Product List
Current of Sep 2012

| Part No. | Internal ROM Capacity |  | Internal RAM Capacity | Package Type | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Program ROM | Data Flash |  |  |  |
| R5F21546GJFP | 32 Kbytes | 1 Kbyte $\times 4$ | 2.5 Kbytes | PLQP0048KB-A | J version |
| R5F21547GJFP | 48 Kbytes |  | 4 Kbytes |  |  |
| R5F21548GJFP | 64 Kbytes |  | 6 Kbytes |  |  |
| R5F2154AGJFP | 96 Kbytes |  | 8 Kbytes |  |  |
| R5F2154CGJFP | 128 Kbytes |  | 10 Kbytes |  |  |
| R5F21546GKFP | 32 Kbytes |  | 2.5 Kbytes |  | K version |
| R5F21547GKFP | 48 Kbytes |  | 4 Kbytes |  |  |
| R5F21548GKFP | 64 Kbytes |  | 6 Kbytes |  |  |
| R5F2154AGKFP | 96 Kbytes |  | 8 Kbytes |  |  |
| R5F2154CGKFP | 128 Kbytes |  | 10 Kbytes |  |  |



Figure 1.3 R8C/54G Group Product Part Number Structure

Table 1.12 R8C/54H Group Product List
Current of Sep 2012

| Part No. | Internal ROM Capacity | Internal RAM Capacity | Package Type | Remarks |
| :---: | :---: | :---: | :---: | :---: |
|  | Program ROM |  |  |  |
| R5F21546HJFP | 32 Kbytes | 2.5 Kbytes | PLQP0048KB-A | J version |
| R5F21547HJFP | 48 Kbytes | 4 Kbytes |  |  |
| R5F21548HJFP | 64 Kbytes | 6 Kbytes |  |  |
| R5F2154AHJFP | 96 Kbytes | 8 Kbytes |  |  |
| R5F2154CHJFP | 128 Kbytes | 10 Kbytes |  |  |
| R5F21546HKFP | 32 Kbytes | 2.5 Kbytes |  | K version |
| R5F21547HKFP | 48 Kbytes | 4 Kbytes |  |  |
| R5F21548HKFP | 64 Kbytes | 6 Kbytes |  |  |
| R5F2154AHKFP | 96 Kbytes | 8 Kbytes |  |  |
| R5F2154CHKFP | 128 Kbytes | 10 Kbytes |  |  |

Part No. R 5 F 2154 C H J FP
Package type:
FP: PLQP0048KB-A
( 0.5 mm pin pitch, $7 \times 7 \mathrm{~mm}$ square body)
Classification
J : Operating ambient temperature $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$
K : Operating ambient temperature $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
vailability of CAN, Data flash
E: CAN module: Yes; Data flash: Yes
F: CAN module: Yes; Data flash: No
G: CAN module: No; Data flash: Yes
H: CAN module: No; Data flash: No

ROM capacity
6: 32 KB
7: 48 KB
8: 64 KB
A: 96 KB
C: 128 KB

R8C/54H Group
R8C/5x Series
Memory type
F: Flash memory
Renesas MCU

Renesas semiconductor

Figure 1.4 R8C/54H Group Product Part Number Structure

### 1.3 Block Diagram

Figure 1.5 shows the Block Diagram.


Figure 1.5 Block Diagram

### 1.4 Pin Assignment

Figure 1.6 shows Pin Assignment (Top View). Tables 1.13 to 1.17 list the Pin Name Information by Pin Number.


Figure 1.6 Pin Assignment (Top View)

Table 1.13 Pin Name Information by Pin Number (INT, URATO, and UART2)

| Port | Pin No. | INT |  |  |  |  | UARTO |  |  |  |  |  | UART2 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\overline{\text { INTO }}$ | $\overline{\text { INT1 }}$ | $\overline{\text { INT2 }}$ | $\overline{\mathrm{INT3}}$ | $\overline{\text { INT4 }}$ | TXD_0 | TXD_1 | RXD_0 | RXD_1 | CLK_0 | CLK_1 | TXD2 | RXD2 | CTS2 | RTS2 | CLK2 |
| P0_0 | 47 |  |  |  |  |  |  |  |  |  |  |  | TXD2 |  |  |  |  |
| P0_1 | 46 |  |  |  |  |  |  | TXD_1 |  |  |  |  |  |  |  |  |  |
| P0_2 | 45 |  |  | $\overline{\mathrm{NTT}}$ |  |  |  |  |  | RXD_1 |  |  |  |  |  |  |  |
| P0_3 | 44 |  |  |  |  |  |  |  |  |  |  | CLK_1 |  |  |  |  |  |
| P0_4 | 39 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P0_5 | 38 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | CLK2 |
| P0_6 | 37 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P0_7 | 36 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P1_0 | 30 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P1_1 | 29 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P1_2 | 28 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P1_3 | 24 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P1_4 | 23 |  |  |  |  |  | TXD_0 |  |  |  |  |  |  |  |  |  |  |
| P1_5 | 22 |  | $\overline{\text { INT1 }}$ |  |  |  |  |  | RXD_0 |  |  |  |  |  |  |  |  |
| P1_6 | 21 |  |  |  |  |  |  |  |  |  | CLK_0 |  |  |  |  |  |  |
| P1_7 | 20 |  | INT1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P2_0 | $19{ }^{(1)}$ |  | INT1 |  |  |  |  |  |  |  |  |  | TXD2 | RXD2 |  |  |  |
| P2_1 | $18{ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P2_2 | $17{ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P2_3 | $16{ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P2_4 | 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P2_5 | 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P2_6 | 13 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P2_7 | 12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P3_0 | 32 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P3_1 | 31 |  |  |  |  |  |  |  |  |  |  |  |  |  | $\overline{\mathrm{CTS} 2}$ | $\overline{\text { RTS2 }}$ |  |
| P3_3 | 2 |  |  |  | $\overline{\mathrm{NTT3}}$ |  |  |  |  |  |  |  |  |  | $\overline{\text { CTS2 }}$ | $\overline{\mathrm{RTS} 2}$ |  |
| P3_4 | 3 |  |  |  |  |  |  |  |  |  |  |  | TXD2 | RXD2 |  |  |  |
| P3_5 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | CLK2 |
| P3_7 | 48 |  |  |  | $\overline{\mathrm{INT3}}$ |  |  |  |  |  |  |  | TXD2 | RXD2 |  |  |  |
| P4_2 | 40 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P4_3 | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P4_4 | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P4_5 | 25 | $\overline{\text { INTO }}$ |  |  |  |  |  |  |  |  |  |  |  | RXD2 |  |  |  |
| P4_6 | 10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P4_7 | 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P6_0 | 41 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P6_1 | 43 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P6_2 | 42 |  |  |  |  |  |  |  |  |  |  | CLK_1 |  |  |  |  |  |
| P6_3 | 35 |  |  |  |  |  |  | TXD_1 |  |  |  |  |  |  |  |  |  |
| P6_4 | 34 |  |  | $\overline{\mathrm{NTT}}$ |  |  |  |  |  | RXD_1 |  |  |  |  |  |  |  |
| P6_5 | 33 |  |  |  |  | $\overline{\text { INT4 }}$ |  |  |  |  |  | CLK_1 |  |  |  |  | CLK2 |
| P6_6 | 26 |  |  | $\overline{\mathrm{INT}}$ |  |  |  |  |  |  |  |  | TXD2 |  |  |  |  |
| P6_7 | 27 |  |  |  | $\overline{\mathrm{INT3}}$ |  |  |  |  |  |  |  |  | RXD2 |  |  |  |
| P9_4 | 19 (1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P9_5 | 18 (1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P9_6 | $17^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P9_7 | 16 (1) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

1. Pin assignments change depending on the PMC function.

Table 1.14 Pin Name Information by Pin Number (CAN and SSU/I2C)

| Port | Pin No. | CAN (1) |  | ssu/12C |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | CTX_0 | CRX_0 | SCL_0 | SCL_1 | SDA_0 | SDA_1 | SSI_0 | SSI_1 | $\overline{\text { SCS_0 }}$ | $\overline{\text { SCS_1 }}$ | SSCK_0 | SSCK_1 | SSO_0 | SSO_1 |
| PO_0 | 47 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P0_1 | 46 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P0_2 | 45 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P0_3 | 44 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P0_4 | 39 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P0_5 | 38 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P0_6 | 37 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P0_7 | 36 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P1_0 | 30 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P1_1 | 29 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P1_2 | 28 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P1_3 | 24 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P1_4 | 23 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P1_5 | 22 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P1_6 | 21 |  |  |  |  |  |  | SSI_0 |  |  |  |  |  |  |  |
| P1_7 | 20 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P2_0 | 19 (2) |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P2_1 | $18{ }^{(2)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P2_2 | $17{ }^{(2)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P2_3 | $16{ }^{(2)}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P2_4 | 15 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P2_5 | 14 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P2_6 | 13 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P2_7 | 12 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P3_0 | 32 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P3_1 | 31 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P3_3 | 2 |  |  |  |  |  |  | SSI_0 |  | $\overline{\text { SCS_0 }}$ |  |  |  |  |  |
| P3_4 | 3 |  |  |  |  | SDA_0 |  | ssi_0 |  | $\overline{\text { SCS_0 }}$ |  |  |  |  |  |
| P3_5 | 1 |  |  | SCL_0 |  |  |  |  |  |  |  | SSCK_0 |  |  |  |
| P3_7 | 48 |  |  |  |  | SDA_0 |  |  |  |  |  |  |  | SSO_0 |  |
| P4_2 | 40 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P4_3 | 5 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P4_4 | 6 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P4_5 | 25 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P4_6 | 10 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P4_7 | 8 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P6_0 | 41 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P6_1 | 43 | CTX_0 |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P6_2 | 42 |  | CRX_0 |  |  |  |  |  |  |  |  |  |  |  |  |
| P6_3 | 35 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P6_4 | 34 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P6_5 | 33 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P6_6 | 26 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P6_7 | 27 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| P9_4 | 19 (2) |  |  |  |  |  |  |  | SSI_1 |  |  |  |  |  |  |
| P9_5 | $18{ }^{(2)}$ |  |  |  |  |  | SDA_1 |  |  |  | $\overline{\text { SCS_1 }}$ |  |  |  |  |
| P9_6 | $17^{(2)}$ |  |  |  | SCL_1 |  |  |  |  |  |  |  | SSCK_1 |  |  |
| P9_7 | 16 (2) |  |  |  |  |  |  |  |  |  |  |  |  |  | SSO_1 |

Notes:

1. Available in the R8C/54E Group and the R8C/54F Group only
2. Pin assignments change depending on the PMC function

Table 1.15 Pin Name Information by Pin Number (Timer RJ, Timer RB2, and Timer RC)

| Port | Pin No. | Timer RJ |  |  |  | Timer RB2 | Timer RC |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TRJO_0 | TRJO_1 | TRJIO_0 | TRJIO_1 | TRBO_0 | TRCCLK_0 | TRCIOA_0 | TRCIOB_0 | TRCIOC_0 | TRCIOD_0 | TRCTRG_0 |
| P0_0 | 47 |  |  |  |  |  |  | TRCIOA_0 |  |  |  | TRCTRG_0 |
| P0_1 | 46 |  | TRJO_1 |  |  |  |  | TRCIOA_0 |  |  |  | TRCTRG_0 |
| PO_2 | 45 |  |  |  | TRJIO_1 |  |  | TRCIOA_0 |  |  |  | TRCTRG_0 |
| P0_3 | 44 |  |  |  |  |  |  |  | TRCIOB_0 |  |  |  |
| P0_4 | 39 |  |  |  |  |  |  |  | TRCIOB_0 |  |  |  |
| PO_5 | 38 |  |  |  |  |  |  |  | TRCIOB_0 |  |  |  |
| P0_6 | 37 |  |  |  |  |  |  |  |  |  | TRCIOD_0 |  |
| P0_7 | 36 |  |  |  |  |  |  |  |  | TRCIOC_0 |  |  |
| P1_0 | 30 |  |  |  |  |  |  |  |  |  | TRCIOD_0 |  |
| P1_1 | 29 |  |  |  |  |  |  | TRCIOA_0 |  |  |  | TRCTRG_0 |
| P1_2 | 28 |  |  |  |  |  |  |  | TRCIOB_0 |  |  |  |
| P1_3 | 24 |  |  |  |  | TRBO_0 |  |  |  | TRCIOC_0 |  |  |
| P1_4 | 23 |  |  |  |  |  | TRCCLK_0 |  |  |  |  |  |
| P1_5 | 22 |  |  | TRJIO_0 |  |  |  |  |  |  |  |  |
| P1_6 | 21 |  |  |  |  |  |  |  |  |  |  |  |
| P1_7 | 20 |  |  | TRJIO_0 |  |  |  |  |  |  |  |  |
| P2_0 | $19{ }^{(1)}$ |  |  |  |  |  |  |  | TRCIOB_0 |  |  |  |
| P2_1 | 18 (1) |  |  |  |  |  |  |  |  | TRCIOC_0 |  |  |
| P2_2 | 17 (1) |  |  |  |  |  |  |  |  |  | TRCIOD_0 |  |
| P2_3 | $16{ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |
| P2_4 | 15 |  |  |  |  |  |  |  |  |  |  |  |
| P2_5 | 14 |  |  |  |  |  |  |  |  |  |  |  |
| P2_6 | 13 |  |  |  |  |  |  |  |  |  |  |  |
| P2_7 | 12 |  |  |  |  |  |  |  |  |  |  |  |
| P3_0 | 32 | TRJO_0 |  |  |  |  |  |  |  |  |  |  |
| P3_1 | 31 |  |  |  |  | TRBO_0 |  |  |  |  |  |  |
| P3_3 | 2 |  |  |  |  |  | TRCCLK_0 |  |  |  |  |  |
| P3_4 | 3 |  |  |  |  |  |  |  |  | TRCIOC_0 |  |  |
| P3_5 | 1 |  |  |  |  |  |  |  |  |  | TRCIOD_0 |  |
| P3_7 | 48 | TRJO_0 |  |  |  |  | TRCCLK_0 |  |  |  |  |  |
| P4_2 | 40 |  |  |  |  |  |  |  |  |  |  |  |
| P4_3 | 5 |  |  |  |  |  |  |  |  |  |  |  |
| P4_4 | 6 |  |  |  |  |  |  |  |  |  |  |  |
| P4_5 | 25 |  |  |  |  |  |  |  |  |  |  |  |
| P4_6 | 10 |  |  |  |  |  |  |  |  |  |  |  |
| P4_7 | 8 |  |  |  |  |  |  |  |  |  |  |  |
| P6_0 | 41 |  |  |  |  |  |  |  |  |  |  |  |
| P6_1 | 43 |  |  |  |  |  |  |  |  |  |  |  |
| P6_2 | 42 |  |  |  |  |  |  |  |  |  |  |  |
| P6_3 | 35 |  | TRJO_1 |  |  |  |  |  |  |  |  |  |
| P6_4 | 34 |  |  |  | TRJIO_1 |  |  |  |  |  |  |  |
| P6_5 | 33 |  |  |  |  |  |  |  | TRCIOB_0 |  |  |  |
| P6_6 | 26 |  |  |  |  |  |  |  |  | TRCIOC_0 |  |  |
| P6_7 | 27 |  |  |  |  |  |  |  |  |  | TRCIOD_0 |  |
| P9_4 | 19 (1) |  |  |  |  |  |  |  |  |  |  |  |
| P9_5 | 18 (1) |  |  |  |  |  |  |  |  |  |  |  |
| P9_6 | $17{ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |  |
| P9_7 | 16 (1) |  |  |  |  |  |  |  |  |  |  |  |

1. Pin assignments change depending on the PMC function.

Table 1.16 Pin Name Information by Pin Number (Timer RD and Timer RE2)

| Port | Pin No. | Timer RD |  |  |  |  |  |  |  |  | $\begin{gathered} \hline \text { Timer RE2 } \\ \hline \text { TMRE2O } \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | TRDCLK_0 | TRDIOAO_O | TRDIOBO_0 | TRDIOCO_0 | TRDIODO_0 | TRDIOA1_0 | TRDIOB1_0 | TRDIOC1_0 | TRDIOD1_0 |  |
| PO_0 | 47 |  |  |  |  |  |  |  |  |  |  |
| P0_1 | 46 |  |  |  |  |  |  |  |  |  |  |
| PO_2 | 45 |  |  |  |  |  |  |  |  |  |  |
| P0_3 | 44 |  |  |  |  |  |  |  |  |  |  |
| P0_4 | 39 |  |  |  |  |  |  |  |  |  | TMRE2O |
| P0_5 | 38 |  |  |  |  |  |  |  |  |  |  |
| P0_6 | 37 |  |  |  |  |  |  |  |  |  |  |
| P0_7 | 36 |  |  |  |  |  |  |  |  |  |  |
| P1_0 | 30 |  |  |  |  |  | TRDIOA1_0 |  |  |  |  |
| P1_1 | 29 |  |  |  |  |  |  | TRDIOB1_0 |  |  |  |
| P1_2 | 28 |  |  |  |  |  |  |  | TRDIOC1_0 |  |  |
| P1_3 | 24 |  |  |  |  |  |  |  |  | TRDIOD1_0 |  |
| P1_4 | 23 |  |  |  |  |  |  |  |  |  |  |
| P1_5 | 22 |  |  |  |  |  |  |  |  |  |  |
| P1_6 | 21 |  |  |  |  |  |  |  |  |  |  |
| P1_7 | 20 |  |  |  |  |  |  |  |  |  |  |
| P2_0 | $19{ }^{(1)}$ | TRDCLK_0 | TRDIOAO_0 |  |  |  |  |  |  |  |  |
| P2_1 | 18 (1) |  |  | TRDIOBO_0 | TRDIOCO_0 |  |  |  |  |  |  |
| P2_2 | $17{ }^{(1)}$ |  |  | TRDIOBO_0 | TRDIOCO_0 |  |  |  |  |  |  |
| P2_3 | $16{ }^{(1)}$ |  |  |  |  | TRDIODO_0 |  |  |  |  |  |
| P2_4 | 15 |  |  |  |  |  | TRDIOA1_0 |  |  |  |  |
| P2_5 | 14 |  |  |  |  |  |  | TRDIOB1_0 |  |  |  |
| P2_6 | 13 |  |  |  |  |  |  |  | TRDIOC1_0 |  |  |
| P2_7 | 12 |  |  |  |  |  |  |  |  | TRDIOD1_0 |  |
| P3_0 | 32 |  |  |  |  |  |  |  |  |  |  |
| P3_1 | 31 |  |  |  |  |  |  |  |  |  |  |
| P3_3 | 2 |  |  |  |  | TRDIODO_0 |  |  |  |  |  |
| P3_4 | 3 |  |  | TRDIOBO_0 |  |  |  |  | TRDIOC1_0 |  |  |
| P3_5 | 1 | TRDCLK_0 | TRDIOAO_0 |  |  |  |  |  |  | TRDIOD1_0 |  |
| P3_7 | 48 |  |  |  | TRDIOCO_0 |  |  |  |  |  |  |
| P4_2 | 40 |  |  |  |  |  |  |  |  |  |  |
| P4_3 | 5 |  |  |  |  |  |  |  |  |  |  |
| P4_4 | 6 |  |  |  |  |  |  |  |  |  |  |
| P4_5 | 25 |  |  |  |  |  |  |  |  |  |  |
| P4_6 | 10 |  |  |  |  |  |  |  |  |  |  |
| P4_7 | 8 |  |  |  |  |  |  |  |  |  |  |
| P6_0 | 41 |  |  |  |  |  |  |  |  |  | TMRE2O |
| P6_1 | 43 |  |  |  |  |  |  |  |  |  |  |
| P6_2 | 42 |  |  |  |  |  |  |  |  |  |  |
| P6_3 | 35 |  |  |  |  |  |  |  |  |  |  |
| P6_4 | 34 |  |  |  |  |  |  |  |  |  |  |
| P6_5 | 33 |  |  |  |  |  |  |  |  |  |  |
| P6_6 | 26 |  |  |  |  |  |  |  |  |  |  |
| P6_7 | 27 |  |  |  |  |  |  |  |  |  |  |
| P9_4 | 19 (1) |  |  |  |  |  |  |  |  |  |  |
| P9_5 | $18{ }^{(1)}$ |  |  |  |  |  |  |  |  |  |  |
| P9_6 | $17^{(1)}$ |  |  |  |  |  |  |  |  |  |  |
| P9_7 | 16 (1) |  |  |  |  |  |  |  |  |  |  |

1. Pin assignments change depending on the PMC function.

Table 1.17 Pin Name Information by Pin Number (Others)

| Port | Pin No. |  | Others |  |
| :---: | :---: | :---: | :---: | :---: |
| PO_0 | 47 | AN7 |  |  |
| P0_1 | 46 | AN6 |  |  |
| P0_2 | 45 | AN5 |  |  |
| PO_3 | 44 | AN4 |  |  |
| P0_4 | 39 | AN3 |  |  |
| P0_5 | 38 | AN2 |  |  |
| P0_6 | 37 | AN1 |  |  |
| P0_7 | 36 | ANO |  |  |
| P1_0 | 30 | $\overline{\mathrm{KIO}}$ | AN8 | IVREF1 |
| P1_1 | 29 | $\overline{\mathrm{Kl} 1}$ | AN9 | IVCMP1 |
| P1_2 | 28 | $\overline{\mathrm{Kl2}}$ | AN10 |  |
| P1_3 | 24 | $\overline{\mathrm{Kl3}}$ | AN11 |  |
| P1_4 | 23 |  |  |  |
| P1_5 | 22 |  |  |  |
| P1_6 | 21 |  |  |  |
| P1_7 | 20 |  |  |  |
| P2_0 | 19 (1) |  |  |  |
| P2_1 | $18{ }^{(1)}$ |  |  |  |
| P2_2 | 17 (1) |  |  |  |
| P2_3 | 16 (1) |  |  |  |
| P2_4 | 15 | IVCMP3 |  |  |
| P2_5 | 14 | IVREF3 |  |  |
| P2_6 | 13 |  |  |  |
| P2_7 | 12 |  |  |  |
| P3_0 | 32 |  |  |  |
| P3_1 | 31 |  |  |  |
| P3_3 | 2 |  |  |  |
| P3_4 | 3 |  |  |  |
| P3_5 | 1 |  |  |  |
| P3_7 | 48 |  |  |  |
| P4_2 | 40 | VREF |  |  |
| P4_3 | 5 |  |  |  |
| P4_4 | 6 |  |  |  |
| P4_5 | 25 |  |  |  |
| P4_6 | 10 | XIN |  |  |
| P4_7 | 8 | xOUT |  |  |
| P6_0 | 41 |  |  |  |
| P6_1 | 43 |  |  |  |
| P6_2 | 42 |  |  |  |
| P6_3 | 35 |  |  |  |
| P6_4 | 34 |  |  |  |
| P6_5 | 33 |  |  |  |
| P6_6 | 26 |  |  |  |
| P6_7 | 27 |  |  |  |
| P9_4 | $19{ }^{(1)}$ |  |  |  |
| P9_5 | 18 (1) |  |  |  |
| P9_6 | $17{ }^{(1)}$ |  |  |  |
| P9_7 | 16 (1) |  |  |  |

1. Pin assignments change depending on the PMC function.

### 1.5 Pin Functions

Tables 1.18 and 1.19 list Pin Functions.

Table 1.18 Pin Functions (1)

| Item | Pin Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| Power supply input | VCC, VSS | - | Apply 2.7 V through 5.5 V to the VCC pin when the CPU clock $=32 \mathrm{MHz}$. <br> Apply 0 V to the VSS pin. |
| Analog power supply input | AVCC, AVSS | - | Power supply input for the A/D converter. Connect a capacitor between pins AVCC and AVSS. |
| Reset input | $\overline{\text { RESET }}$ | I | Applying a low level to this pin resets the MCU. |
| MODE | MODE | I | Connect this pin to the VCC pin via a resistor. |
| XIN clock input | XIN | I | I/O for the XIN clock generation circuit. <br> Connect a ceramic resonator or a crystal oscillator between pins XIN and XOUT. (1) <br> To use an external clock, input it to the XIN pin and leave the XOUT pin open. |
| XIN clock output | XOUT | I/O |  |
| $\overline{\text { INT }}$ interrupt input | $\overline{\mathrm{INT0}}$ to $\overline{\mathrm{INT}}$ | I | INT interrupt input. |
| Key input interrupt | $\overline{\mathrm{KIO}}$ to $\overline{\mathrm{KI} 3}$ | 1 | Key input interrupt input. |
| Timers RJ_0 and RJ_1 | TRJIO_0, TRJIO_1 | I/O | Input/output for timer RJ. |
|  | TRJO_0, TRJO_1 | O | Output for timer RJ. |
| Timers RB2_0 | TRBO_0 | O | Output for timer RB2. |
| Timers RC_0 | TRCCLK_0 | I | External clock input. |
|  | TRCTRG_0 | 1 | External trigger input. |
|  | TRCIOA_0, TRCIOB_0, | I/O | Input/output for timer RC. |
| Timers RD_0 | $\begin{aligned} & \text { TRDIOA0_0, } \\ & \text { TRDIOA1_0, } \\ & \text { TRDIOB0_0, } \\ & \text { TRDIOB1_0, } \\ & \text { TRDIOC00_0, } \\ & \text { TRDIOC1_0, } \\ & \text { TRDIOD0_0, } \\ & \text { TRDIOD1_0 } \end{aligned}$ | I/O | Input/output for timer RD. |
|  | TRDCLK_0 | I | External clock input. |
| Timer RE2 | TMRE2O | O | Divided clock output. |
| Serial interface (UARTO) | CLK_0, CLK_1 | I/O | Transfer clock input/output. |
|  | RXD_0, RXD_1 | I | Serial data input. |
|  | TXD_0, TXD_1 | O | Serial data output. |
| Serial interface (UART2) | $\overline{\mathrm{CTS} 2}$ | 1 | Input for transmission control. |
|  | RTS2 | O | Output for reception control. |
|  | RXD2 | 1 | Serial data input. |
|  | TXD2 | O | Serial data output. |
|  | CLK2 | I/O | Transfer clock input/output. |

Note:

1. Contact the oscillator manufacturer for oscillation characteristics.

Table 1.19 Pin Functions (2)

| Item | Pin Name | I/O | Description |
| :---: | :---: | :---: | :---: |
| Synchronous serial communication unit (SSU_0, SSU_1) | SSI_0, SSI_1 | I/O | Data input/output. |
|  | $\overline{\text { SCS_0, }} \overline{\text { SCS_1 }}$ | I/O | Chip-select input/output. |
|  | SSCK_0, SSCK_1 | I/O | Clock input/output. |
|  | SSO_0, SSO_1 | I/O | Data input/output. |
| ${ }^{2} \mathrm{C}$ bus ${ }^{(22} \mathrm{C}^{2} 00$ and $\mathrm{I}^{2} \mathrm{C}$ _1) | SCL_0, SCL_1 | I/O | Clock input/output. |
|  | SDA_0, SDA_1 | I/O | Data input/output. |
| CAN module (CAN_0) ${ }^{(1)}$ | CRX_0 | I | Data input for CAN. |
|  | CTX_0 | 0 | Data output for CAN. |
| Reference voltage input | VREF | I | Reference voltage input for the A/D converter. |
| A/D converter | AN0 to AN11 | I | Analog input for the A/D converter. |
| Comparator B | IVCMP1, IVCMP3 | 1 | Analog voltage input for comparator B. |
|  | IVREF1, IVREF3 | 1 | Reference voltage input for comparator B. |
| I/O ports | ```P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0 and P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_7, P6_0 to P6_7, P9_4 to P9_7``` | I/O | 8-bit CMOS input/output ports. <br> Each port has an I/O select direction register, enabling switching input and output for each pin. <br> For input ports, the presence or absence of a pull-up resistor can be selected by a program. <br> All ports can be used as LED drive (high drive) ports. |
| Input port | P4_2 | I | Input-only port. |

Note:

1. Available in the R8C/54E Group and the R8C/54F Group only.

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the 13 CPU Registers. The registers R0, R1, R2, R3, A0, A1, and FB form a single register bank. The CPU has two register banks.


| b19 |  |
| :--- | :--- |
| INTBH | bo |

Interrupt table register
The higher 4 bits of INTB are INTBH and the lower 16 bits of INTB are INTBL.


Program counter


Note:

1. These registers form a single register bank.

The CPU has two register banks.

Figure 2.1 CPU Registers

### 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16 -bit register for transfer, arithmetic, and logic operations. The same applies to R1 through R3.
R0 can be split into high-order ( R 0 H ) and low-order (R0L) registers to be used separately as 8 -bit data registers. The same applies to R1H and R1L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). Similarly, R3 and R1 can be used as a 32-bit data register.

### 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 functions in the same manner as A0. A1 can be combined with A0 and used as a 32-bit address register (A1A0).

### 2.3 Frame Base Register (FB)

FB is a 16-bit register used for FB relative addressing.

### 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of a relocatable interrupt vector table.

### 2.5 Program Counter (PC)

PC is a 20-bit register that indicates the address of the next instruction to be executed.

### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The $U$ flag of the FLG register is used to switch between USP and ISP.

### 2.7 Static Base Register (SB)

SB is a 16-bit register used for SB relative addressing.

### 2.8 Flag Register (FLG)

FLG is an 11-bit register that indicates the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated in the arithmetic and logic unit.

### 2.8.2 Debug Flag (D)

The D flag is for debugging only. It must only be set to 0 .

### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0 . Otherwise it is set to 0 .

### 2.8.4 Sign Flag (S)

The $S$ flag is set to 1 when an arithmetic operation results in a negative value. Otherwise it is set to 0 .

### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the $B$ flag is 0 . Register bank 1 is selected when this flag is 1 .

### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow. Otherwise it is set to 0 .

### 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts. Interrupts are disabled when the I flag is 0 , and are enabled when the I flag is 1 . The I flag is set to 0 when an interrupt request is acknowledged.

### 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the $U$ flag is 0 . USP is selected when the $U$ flag is 1 . The $U$ flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction for a software interrupt numbered from 0 to 31 is executed.

### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns eight processor interrupt priority levels from 0 to 7 . If a requested interrupt has higher priority than IPL, the interrupt is enabled.

### 2.8.10 Reserved Bit

The write value must be 0 . The read value is undefined.

## 3. Address Space

### 3.1 R8C/54E Group Memory Map

Figure 3.1 shows the R8C/54E Group Memory Map. The R8C/54E Group has a 1-Mbyte address space from addresses 00000h to FFFFFh. Up to 32 Kbytes of the internal ROM (program ROM) is allocated at lower addresses, beginning with address 0FFFFh. The area in excess of 32 Kbytes is allocated at higher addresses, beginning with address 10000 h .
For example, a 64-Kbyte internal ROM is allocated at addresses 08000h to 17FFFh.
The fixed interrupt vector table is allocated at addresses 0FFDCh to 0FFFFh. The start address of each interrupt routine is stored here.
The internal ROM (data flash) is allocated at addresses 07000h to 07FFFh.
The internal RAM is allocated at higher addresses, beginning with address 00400 h . For example, a 6 -Kbyte internal RAM is allocated at addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.
Special function registers (SFRs) are allocated at addresses 00000h to 02FFFh and addresses 06800h to 06FFFh. Peripheral function control registers are allocated here. All unallocated locations within the SFRs are reserved and cannot be accessed by users.


Figure 3.1 R8C/54E Group Memory Map

### 3.2 R8C/54F Group Memory Map

Figure 3.2 shows the R8C/54F Group Memory Map. The R8C/54F Group has a 1-Mbyte address space from addresses 00000 h to FFFFFh. Up to 32 Kbytes of the internal ROM (program ROM) is allocated at lower addresses, beginning with address 0FFFFh. The area in excess of 32 Kbytes is allocated at higher addresses, beginning with address 10000 h .
For example, a $64-\mathrm{Kbyte}$ internal ROM is allocated at addresses 08000 h to 17 FFFh .
The fixed interrupt vector table is allocated at addresses 0FFDCh to 0FFFFh. The start address of each interrupt routine is stored here.
The internal RAM is allocated at higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM is allocated at addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.
Special function registers (SFRs) are allocated at addresses 00000h to 02FFFh and addresses 06800h to 06FFFh. Peripheral function control registers are allocated here. All unallocated locations within the SFRs are reserved and cannot be accessed by users.


Figure 3.2 R8C/54F Group Memory Map

### 3.3 R8C/54G Group Memory Map

Figure 3.3 shows the R8C/54G Group Memory Map. The R8C/54G Group has a 1-Mbyte address space from addresses 00000 h to FFFFFh. Up to 32 Kbytes of the internal ROM (program ROM) is allocated at lower addresses, beginning with address 0FFFFh. The area in excess of 32 Kbytes is allocated at higher addresses, beginning with address 10000 h .
For example, a 64-Kbyte internal ROM is allocated at addresses 08000h to 17FFFh.
The fixed interrupt vector table is allocated at addresses 0FFDCh to 0FFFFh. The start address of each interrupt routine is stored here.
The internal ROM (data flash) is allocated at addresses 07000h to 07FFFh.
The internal RAM is allocated at higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM is allocated at addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.
Special function registers (SFRs) are allocated at addresses 00000h to 02FFFh and addresses 06800h to 06FFFh. Peripheral function control registers are allocated here. All unallocated locations within the SFRs are reserved and cannot be accessed by users.


Figure $3.3 \quad$ R8C/54G Group Memory Map

### 3.4 R8C/54H Group Memory Map

Figure 3.4 shows the R8C/54H Group Memory Map. The R8C/54H Group has a 1-Mbyte address space from addresses 00000 h to FFFFFh. Up to 32 Kbytes of the internal ROM (program ROM) is allocated at lower addresses, beginning with address 0FFFFh. The area in excess of 32 Kbytes is allocated at higher addresses, beginning with address 10000h.
For example, a 64-Kbyte internal ROM is allocated at addresses 08000h to 17FFFh.
The fixed interrupt vector table is allocated at addresses 0FFDCh to 0FFFFh. The start address of each interrupt routine is stored here.
The internal RAM is allocated at higher addresses, beginning with address 00400h. For example, a 6-Kbyte internal RAM is allocated at addresses 00400h to 01BFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.
Special function registers (SFRs) are allocated at addresses 00000h to 02FFFh and addresses 06800h to 06FFFh. Peripheral function control registers are allocated here. All unallocated locations within the SFRs are reserved and cannot be accessed by users.


Figure $3.4 \quad$ R8C/54H Group Memory Map

### 3.5 Special Function Registers (SFRs)

An SFR (special function register) is a control register for a peripheral function. Tables 3.1 to 3.22 list the SFR Information. Table 3.23 lists the ID Code Area, Option Function Select Area.

Table 3.1 SFR Information (1) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 00000h |  |  |  |  |
| 00001h |  |  |  |  |
| 00002h |  |  |  |  |
| 00003h |  |  |  |  |
| 00004h | PM0 | Processor Mode Register 0 | 00h |  |
| 00005h | PM1 | Processor Mode Register 1 | 10000000b |  |
| 00006h |  |  |  |  |
| 00007h | PRCR | Protect Register | 00h |  |
| 00008h | CM0 | System Clock Control Register 0 | 00101000b |  |
| 00009h | CM1 | System Clock Control Register 1 | 00100000b |  |
| 0000Ah | OCD | Oscillation Stop Detection Register | 00h |  |
| 0000Bh | CM3 | System Clock Control Register 3 | 00h |  |
| 0000Ch | CM4 | System Clock Control Register 4 | 00000001b |  |
| 0000Dh |  |  |  |  |
| 0000Eh |  |  |  |  |
| 0000Fh | PCLKR1 | Peripheral Clock Select Register 1 | 00h |  |
| 00010h |  |  |  |  |
| 00011h |  |  |  |  |
| 00012h | FRAO | High-Speed On-Chip Oscillator Control Register 0 | 00h |  |
| 00013h |  |  |  |  |
| 00014h | FRA2 | High-Speed On-Chip Oscillator Control Register 2 | 00h |  |
| 00015h |  |  |  |  |
| 00016h |  |  |  |  |
| 00017h |  |  |  |  |
| 00018h |  |  |  |  |
| 00019h |  |  |  |  |
| 0001Ah |  |  |  |  |
| 0001Bh |  |  |  |  |
| 0001Ch | PLC0 | PLL Control Register 0 | 00010010b |  |
| 0001Dh |  |  |  |  |
| 0001Eh |  |  |  |  |
| 0001Fh |  |  |  |  |
| 00020h | RISR | Reset Interrupt Select Register | $\begin{aligned} & \hline 10000000 \mathrm{~b} \text { or } \\ & 00000000 \mathrm{~b} \\ & \hline \end{aligned}$ | (Note 2) |
| 00021h | WDTR | Watchdog Timer Reset Register | FFh |  |
| 00022h | WDTS | Watchdog Timer Start Register | FFh |  |
| 00023h | WDTC | Watchdog Timer Control Register | 01111111b |  |
| 00024h | CSPR | Count Source Protection Mode Register | $\begin{aligned} & \hline 10000000 \mathrm{~b} \text { or } \\ & \text { 00000000b } \end{aligned}$ | (Note 2) |
| 00025h |  |  |  |  |
| 00026h |  |  |  |  |
| 00027h |  |  |  |  |
| 00028 | RSTFR | Reset Source Determination Register | 00XXXXXXb |  |
| 00029h |  |  |  |  |
| 0002Ah |  |  |  |  |
| 0002Bh |  |  |  |  |
| 0002Ch | SVDC | STBY VDC Power Control Register | 00h |  |
| 0002Dh |  |  |  |  |
| 0002Eh |  |  |  |  |
| 0002Fh |  |  |  |  |
| 00030h | CMPA | Voltage Monitor Circuit Control Register | 00h |  |
| 00031h | VCAC | Voltage Monitor Circuit Edge Select Register | 00h |  |
| 00032h | OCVREFCR | On-Chip Reference Voltage Control Register | 00h |  |
| 00033h |  |  |  |  |
| 00034h | VCA2 | Voltage Detection Register 2 | $\begin{array}{\|l\|} \hline 00000000 \mathrm{~b} \text { or } \\ \text { 00100000b } \\ \hline \end{array}$ | (Note 3) |
| 00035h |  |  |  |  |
| 00036h | VD1LS | Voltage Detection 1 Level Select Register | 00000111b |  |
| 00037h |  |  |  |  |
| 00038h | VWOC | Voltage Monitor 0 Circuit Control Register | $\begin{array}{\|l\|} \hline 1100 \times X 10 \mathrm{~b} \text { or } \\ 1100 \times \times 11 \mathrm{~b} \\ \hline \end{array}$ | (Note 3) |
| 00039h | VW1C | Voltage Monitor 1 Circuit Control Register | 10001010b |  |

X : Undefined
Notes:

1. The blank areas are reserved. No access is allowed.
2. Depends on the CSPROINI bit in the OFS register.
3. Depends on the LVDASI bit in the OFS register.

Table 3.2 SFR Information (2) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 0003Ah | VW2C | Voltage Monitor 2 Circuit Control Register | 10001010b |  |
| 0003Bh |  |  |  |  |
| 0003Ch |  |  |  |  |
| 0003Dh |  |  |  |  |
| 0003Eh |  |  |  |  |
| 0003Fh |  |  |  |  |
| 00040h |  |  |  |  |
| 00041h | FMRDYIC | Interrupt Control Register | 00h |  |
| 00042h | TRJIC_1 | Interrupt Control Register | 00h |  |
| 00043h |  |  |  |  |
| 00044h |  |  |  |  |
| 00045h |  |  |  |  |
| 00046h | INT4IC | Interrupt Control Register | 00h |  |
| 00047h | TRCIC_0 | Interrupt Control Register | OOh |  |
| 00048h | TRDOIC_0 | Interrupt Control Register | 00h |  |
| 00049h | TRD1IC_0 | Interrupt Control Register | OOh |  |
| 0004Ah | TRE2IC | Interrupt Control Register | OOh |  |
| 0004Bh | U2TIC | Interrupt Control Register | OOh |  |
| 0004Ch | U2RIC | Interrupt Control Register | OOh |  |
| 0004Dh | KUPIC | Interrupt Control Register | 00h |  |
| 0004Eh | ADIC | Interrupt Control Register | OOh |  |
| 0004Fh | SSUIC_0/IICIC_0 | Interrupt Control Register | 00h |  |
| 00050h |  |  |  |  |
| 00051h | UOTIC_0 | Interrupt Control Register | 00h |  |
| 00052h | UORIC_0 | Interrupt Control Register | OOh |  |
| 00053h | UOTIC_1 | Interrupt Control Register | 00h |  |
| 00054h | U0RIC_1 | Interrupt Control Register | OOh |  |
| 00055h | INT2IC | Interrupt Control Register | 00h |  |
| 00056h | TRJIC_0 | Interrupt Control Register | OOh |  |
| 00057h |  |  |  |  |
| 00058h | TRB2IC_0 | Interrupt Control Register | 00h |  |
| 00059h | INT1IC | Interrupt Control Register | 00h |  |
| 0005Ah | INT3IC | Interrupt Control Register | 00h |  |
| 0005Bh |  |  |  |  |
| 0005Ch |  |  |  |  |
| 0005Dh | INTOIC | Interrupt Control Register | OOh |  |
| 0005Eh | U2BCNIC | Interrupt Control Register | 00h |  |
| 0005Fh |  |  |  |  |
| 00060h |  |  |  |  |
| 00061h |  |  |  |  |
| 00062h |  |  |  |  |
| 00063h |  |  |  |  |
| 00064h |  |  |  |  |
| 00065h |  |  |  |  |
| 00066h |  |  |  |  |
| 00067h |  |  |  |  |
| 00068h |  |  |  |  |
| 00069h |  |  |  |  |
| 0006Ah |  |  |  |  |
| 0006Bh |  |  |  |  |
| 0006Ch | CANRXIC_0 | Interrupt Control Register | 00h |  |
| 0006Dh | CANTXIC_0 | Interrupt Control Register | OOh |  |
| 0006Eh | CANERIC_0 | Interrupt Control Register | 00h |  |
| 0006Fh |  |  |  |  |
| 00070h |  |  |  |  |
| 00071h |  |  |  |  |
| 00072h | VCMP1IC | Interrupt Control Register | 00h |  |
| 00073h | VCMP2IC | Interrupt Control Register | 00h |  |
| 00074h |  |  |  |  |
| 00075h |  |  |  |  |
| 00076h |  |  |  |  |
| 00077h |  |  |  |  |
| 00078h |  |  |  |  |
| 00079h | SSUIC_1/IICIC_1 | Interrupt Control Register | 00h |  |

Note:

1. The blank areas are reserved. No access is allowed.

Table 3.3 SFR Information (3) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 0007Ah |  |  |  |  |
| 0007Bh |  |  |  |  |
| 0007Ch |  |  |  |  |
| 0007Dh |  |  |  |  |
| 0007Eh |  |  |  |  |
| 0007Fh |  |  |  |  |
| 00080h | UOMR_0 | UARTO_0 Transmit/Receive Mode Register | OOh |  |
| 00081h | U0BRG_0 | UARTO_0 Bit Rate Register | XXh |  |
| 00082h | UOTB_0 | UART0_0 Transmit Buffer Register | XXh |  |
| 00083h |  |  | XXh |  |
| 00084h | UOC0_0 | UARTO_0 Transmit/Receive Control Register 0 | 00001000b |  |
| 00085h | U0C1_0 | UARTO_0 Transmit/Receive Control Register 1 | 00000010b |  |
| 00086h | U0RB_0 | UART0_0 Receive Buffer Register | XXXXh |  |
| 00087h |  |  |  |  |
| 00088h | UOIR_0 | UARTO_0 Interrupt Flag and Enable Register | 00h |  |
| 00089h |  |  |  |  |
| 0008Ah |  |  |  |  |
| 0008Bh |  |  |  |  |
| 0008Ch | LINCR2_0 | LIN_0 Special Function Register | 00h |  |
| 0008Dh |  |  |  |  |
| 0008Eh | LINCT_0 | LIN_0 Control Register | 00h |  |
| 0008Fh | LINST_0 | LIN_0 Status Register | OOh |  |
| 00090h | UOMR_1 | UARTO_1 Transmit/Receive Mode Register | OOh |  |
| 00091h | U0BRG_1 | UARTO_1 Bit Rate Register | XXh |  |
| 00092h | UOTB_1 | UARTO_1 Transmit Buffer Register | XXh |  |
| 00093h |  |  | XXh |  |
| 00094h | U0C0_1 | UART0_1 Transmit/Receive Control Register 0 | 00001000b |  |
| 00095h | U0C1_1 | UARTO_1 Transmit/Receive Control Register 1 | 00000010b |  |
| 00096h | U0RB_1 | UARTO_1 Receive Buffer Register | XXXXh |  |
| 00097h |  |  |  |  |
| 00098h | U0IR_1 | UART0_1 Interrupt Flag and Enable Register | 00h |  |
| 00099h |  |  |  |  |
| 0009Ah |  |  |  |  |
| 0009Bh |  |  |  |  |
| 0009Ch | LINCR2_1 | LIN_1 Special Function Register | 00h |  |
| 0009Dh |  |  |  |  |
| 0009Eh | LINCT_1 | LIN_1 Control Register | 00h |  |
| 0009Fh | LINST_1 | LIN_1 Status Register | 00h |  |
| 000A0h |  |  |  |  |
| 000A1h |  |  |  |  |
| 000A2h |  |  |  |  |
| 000A3h |  |  |  |  |
| 000A4h |  |  |  |  |
| 000A5h |  |  |  |  |
| 000A6h |  |  |  |  |
| 000A7h |  |  |  |  |
| 000A8h |  |  |  |  |
| 000A9h |  |  |  |  |
| 000AAh |  |  |  |  |
| 000ABh |  |  |  |  |
| 000ACh |  |  |  |  |
| 000ADh |  |  |  |  |
| 000AEh |  |  |  |  |
| 000AFh |  |  |  |  |
| 000B0h |  |  |  |  |
| 000B1h |  |  |  |  |
| 000B2h |  |  |  |  |
| 000B3h |  |  |  |  |
| 000B4h |  |  |  |  |
| 000B5h |  |  |  |  |
| 000B6h |  |  |  |  |
| 000B7h |  |  |  |  |
| 000B8h |  |  |  |  |
| 000B9h |  |  |  |  |

X : Undefined
Note:

1. The blank areas are reserved. No access is allowed.

Table 3.4 SFR Information (4) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 000BAh |  |  |  |  |
| 000BBh |  |  |  |  |
| 000BCh |  |  |  |  |
| 000BDh |  |  |  |  |
| 000BEh |  |  |  |  |
| 000BFh |  |  |  |  |
| 000C0h | U2MR | UART2 Transmit/Receive Mode Register | 00h |  |
| 000C1h | U2BRG | UART2 Bit Rate Register | 00h |  |
| 000C2h | U2TB | UART2 Transmit Buffer Register | OOh |  |
| 000C3h |  |  | 00h |  |
| 000C4h | U2C0 | UART2 Transmit/Receive Control Register 0 | 00001000b |  |
| 000C5h | U2C1 | UART2 Transmit/Receive Control Register 1 | 00000010b |  |
| 000C6h | U2RB | UART2 Receive Buffer Register | 0000h |  |
| 000C7h |  |  |  |  |
| 000C8h | U2RXDF | UART2 Digital Filter Function Select Register | 00h |  |
| 000C9h |  |  |  |  |
| 000CAh |  |  |  |  |
| 000CBh |  |  |  |  |
| 000CCh |  |  |  |  |
| 000CDh |  |  |  |  |
| 000CEh |  |  |  |  |
| 000CFh |  |  |  |  |
| 000D0h | U2SMR5 | UART2 Special Mode Register 5 | 00h |  |
| 000D1h |  |  |  |  |
| 000D2h |  |  |  |  |
| 000D3h |  |  |  |  |
| 000D4h |  |  |  |  |
| 000D5h | U2SMR3 | UART2 Special Mode Register 3 | 00h |  |
| 000D6h |  |  |  |  |
| 000D7h | U2SMR | UART2 Special Mode Register | 00h |  |
| 000D8h |  |  |  |  |
| 000D9h |  |  |  |  |
| 000DAh |  |  |  |  |
| 000DBh |  |  |  |  |
| 000DCh |  |  |  |  |
| 000DDh |  |  |  |  |
| 000DEh |  |  |  |  |
| 000DFh |  |  |  |  |
| 000EOh | IICCR_0 | $1^{2} \mathrm{C}$ _0 Control Register | 00001110b |  |
| 000E1h | SSBR_0 | SS_0 Bit Counter Register | 11111000b |  |
| 000E2h | SITDR_0 | SI_0 Transmit Data Register | FFh |  |
| 000E3h |  |  | FFh |  |
| 000E4h | SIRDR_0 | SI_0 Receive Data Register | FFh |  |
| 000E5h |  |  | FFh |  |
| 000E6h | SICR1_0 | SI_0 Control Register 1 | 00h |  |
| 000E7h | SICR2_0 | SI_0 Control Register 2 | 01111101b |  |
| 000E8h | SIMR1_0 | SI_0 Mode Register 1 | 00010000b |  |
| 000E9h | SIER_0 | SI_0 Interrupt Enable Register | 00h |  |
| 000EAh | SISR_0 | SI_0 Status Register | 00h |  |
| 000EBh | SIMR2_0 | SI_0 Mode Register 2 | 00h |  |
| 000ECh |  |  |  |  |
| 000EDh |  |  |  |  |
| 000EEh |  |  |  |  |
| 000EFh |  |  |  |  |
| 000F0h | IICCR_1 | $1^{2} \mathrm{C}=1$ Control Register | 00001110b |  |
| 000F1h | SSBR_1 | SS_1 Bit Counter Register | 11111000b |  |
| 000F2h | SITDR_1 | SI_1 Transmit Data Register | FFh |  |
| 000F3h |  |  | FFh |  |
| 000F4h | SIRDR_1 | SI_1 Receive Data Register | FFh |  |
| 000F5h |  |  | FFh |  |
| 000F6h | SICR1_1 | SI_1 Control Register 1 | 00h |  |
| 000F7h | SICR2_1 | SI_1 Control Register 2 | 01111101b |  |
| 000F8h | SIMR1_1 | SI_1 Mode Register 1 | 00010000b |  |
| 000F9h | SIER_1 | SI_1 Interrupt Enable Register | 00h |  |

X: Undefined
Note:

1. The blank areas are reserved. No access is allowed.

Table 3.5 SFR Information (5) (1)

| Address | Symbol |  | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 000FAh | SISR_1 |  | SI_1 Status Register | 00h |  |
| 000FBh | SIMR2_1 |  | SI_1 Mode Register 2 | 00h |  |
| 000FCh |  |  |  |  |  |
| 000FDh |  |  |  |  |  |
| 000FEh |  |  |  |  |  |
| 000FFh |  |  |  |  |  |
| 00100h |  |  |  |  |  |
| 00101h |  |  |  |  |  |
| 00102h |  |  |  |  |  |
| 00103h |  |  |  |  |  |
| 00104h |  |  |  |  |  |
| 00105h |  |  |  |  |  |
| 00106h |  |  |  |  |  |
| 00107h |  |  |  |  |  |
| 00108h |  |  |  |  |  |
| 00109h |  |  |  |  |  |
| 0010Ah |  |  |  |  |  |
| 0010Bh |  |  |  |  |  |
| 0010Ch |  |  |  |  |  |
| 0010Dh |  |  |  |  |  |
| 0010Eh |  |  |  |  |  |
| 0010Fh |  |  |  |  |  |
| 00110h | TRJ_0 |  | Timer RJ_0 Counter Register | FFFFh |  |
| 00111h |  |  |  |  |  |
| 00112h | TRJCR_0 |  | Timer RJ_0 Control Register | 00h |  |
| 00113h | TRJIOC_0 |  | Timer RJ_0 I/O Control Register | 00h |  |
| 00114h | TRJMR_0 |  | Timer RJ_0 Mode Register | 00h |  |
| 00115h | TRJISR_0 |  | Timer RJ_0 Event Pin Select Register | 00h |  |
| 00116h |  |  |  |  |  |
| 00117h |  |  |  |  |  |
| 00118 | TRJ_1 |  | Timer RJ_1 Counter Register | FFFFh |  |
| 00119h |  |  |  |  |  |
| 0011Ah | TRJCR_1 |  | Timer RJ_1 Control Register | 00h |  |
| 0011Bh | TRJIOC_1 |  | Timer RJ_1 $1 / \mathrm{O}$ Control Register | 00h |  |
| 0011Ch | TRJMR_1 |  | Timer RJ_1 Mode Register | OOh |  |
| 0011Dh | TRJISR_1 |  | Timer RJ_1 Event Pin Select Register | 00h |  |
| 0011Eh |  |  |  |  |  |
| 0011Fh |  |  |  |  |  |
| 00120h |  |  |  |  |  |
| 00121h |  |  |  |  |  |
| 00122h |  |  |  |  |  |
| 00123h |  |  |  |  |  |
| 00124h |  |  |  |  |  |
| 00125h |  |  |  |  |  |
| 00126h |  |  |  |  |  |
| 00127h |  |  |  |  |  |
| 00128h |  |  |  |  |  |
| 00129h |  |  |  |  |  |
| 0012Ah |  |  |  |  |  |
| 0012Bh |  |  |  |  |  |
| 0012Ch |  |  |  |  |  |
| 0012Dh |  |  |  |  |  |
| 0012Eh |  |  |  |  |  |
| 0012Fh |  |  |  |  |  |
| 00130h | TRBCR_0 |  | Timer RB2_0 Control Register | 00h |  |
| 00131h | TRBOCR_0 |  | Timer RB2_0 One-Shot Control Register | OOh |  |
| 00132h | TRBIOC_0 |  | Timer RB2_0 I/O Control Register | 00h |  |
| 00133h | TRBMR_0 |  | Timer RB2_0 Mode Register | 00h |  |
| 00134h | TRBPRE_0 | TRBPRSC_0 | Timer RB2_0 Prescaler Register <br> Timer RB2_0 Primary/Secondary Register (Lower 8 Bits) | FFh |  |
| 00135h | TRBPR_0 |  | Timer RB2_0 Primary Register Timer RB2_0 Primary Register (Higher 8 Bits) | FFh |  |
| 00136h | TRBSC_0 |  | Timer RB2_0 Secondary Register Timer RB2_0 Secondary Register (Higher 8 Bits) | FFh |  |
| 00137h | TRBIR_0 |  | Timer RB2_0 Interrupt Request Register | 00h |  |
| 00138h | TRCCNT_0 |  | Timer RC_0 Counter | 0000h |  |
| 00139h |  |  |  |  |  |

Note:

1. The blank areas are reserved. No access is allowed.

Table 3.6 SFR Information (6) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 0013Ah | TRCGRA_0 | Timer RC_0 General Register A | FFFFh |  |
| 0013Bh |  |  |  |  |
| 0013Ch | TRCGRB_0 | Timer RC_0 General Register B | FFFFh |  |
| 0013Dh |  |  |  |  |
| 0013Eh | TRCGRC_0 | Timer RC_0 General Register C | FFFFh |  |
| 0013Fh |  |  |  |  |
| 00140h | TRCGRD_0 | Timer RC_0 General Register D | FFFFh |  |
| 00141h |  |  |  |  |
| 00142h | TRCMR_0 | Timer RC_0 Mode Register | 01001000b |  |
| 00143h | TRCCR1_0 | Timer RC_0 Control Register 1 | 00h |  |
| 00144h | TRCIER_0 | Timer RC_0 Interrupt Enable Register | 01110000b |  |
| 00145h | TRCSR_0 | Timer RC_0 Status Register | 01110000b |  |
| 00146h | TRCIORO_0 | Timer RC_0 I/O Control Register 0 | 10001000b |  |
| 00147h | TRCIOR1_0 | Timer RC_0 I/O Control Register 1 | 10001000b |  |
| 00148h | TRCCR2_0 | Timer RC_0 Control Register 2 | 00011000b |  |
| 00149h | TRCDF_0 | Timer RC_0 Digital Filter Function Select Register | 00h |  |
| 0014Ah | TRCOER_0 | Timer RC_0 Output Enable Register | 01111111b |  |
| 0014Bh | TRCADCR_0 | Timer RC_0 A/D Conversion Trigger Control Register | 11110000b |  |
| 0014Ch | TRCOPR_0 | Timer RC_0 Output Waveform Manipulation Register | 00h |  |
| 0014Dh | TRCELCCR_0 | Timer RC_0 ELC Cooperation Control Register | 00h |  |
| 0014Eh |  |  |  |  |
| 0014Fh |  |  |  |  |
| 00150h |  |  |  |  |
| 00151h |  |  |  |  |
| 00152h |  |  |  |  |
| 00153h |  |  |  |  |
| 00154h |  |  |  |  |
| 00155h |  |  |  |  |
| 00156h |  |  |  |  |
| 00157h |  |  |  |  |
| 00158h |  |  |  |  |
| 00159h |  |  |  |  |
| 0015Ah |  |  |  |  |
| 0015Bh |  |  |  |  |
| 0015Ch |  |  |  |  |
| 0015Dh |  |  |  |  |
| 0015Eh |  |  |  |  |
| 0015Fh |  |  |  |  |
| 00160h |  |  |  |  |
| 00161h |  |  |  |  |
| 00162h |  |  |  |  |
| 00163h |  |  |  |  |
| 00164h |  |  |  |  |
| 00165h |  |  |  |  |
| 00166h |  |  |  |  |
| 00167h |  |  |  |  |
| 00168h |  |  |  |  |
| 00169h |  |  |  |  |
| 0016Ah |  |  |  |  |
| 0016Bh |  |  |  |  |
| 0016Ch |  |  |  |  |
| 0016Dh |  |  |  |  |
| 0016Eh |  |  |  |  |
| 0016Fh |  |  |  |  |
| 00170h | TRESEC | Timer RE2 Counter Data Register | 00h |  |
| 00171h | TREMIN | Timer RE2 Compare Data Register | 00h |  |
| 00172h |  |  |  |  |
| 00173h |  |  |  |  |
| 00174h |  |  |  |  |
| 00175h |  |  |  |  |
| 00176h |  |  |  |  |
| 00177h | TRECR | Timer RE2 Control Register | 00000100b |  |
| 00178h | TRECSR | Timer RE2 Count Source Select Register | 00001000b |  |
| 00179h |  |  |  |  |

Note:

1. The blank areas are reserved. No access is allowed.

Table 3.7 SFR Information (7) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 0017Ah | TREIFR | Timer RE2 Interrupt Flag Register | 00h |  |
| 0017Bh | TREIER | Timer RE2 Interrupt Enable Register | 00h |  |
| 0017Ch |  |  |  |  |
| 0017Dh |  |  |  |  |
| 0017Eh |  |  |  |  |
| 0017Fh | TREPRC | Timer RE2 Protect Register | 00h |  |
| 00180h | TRDELCCR_0 | Timer RD_0 ELC Cooperation Control Register | 00h |  |
| 00181h |  |  |  |  |
| 00182h | TRDADCR_0 | Timer RD_0 Trigger Control Register | OOh |  |
| 00183h | TRDSTR_0 | Timer RD_0 Start Register | 11111100b |  |
| 00184h | TRDMR_0 | Timer RD_0 Mode Register | 00001110b |  |
| 00185h | TRDPMR_0 | Timer RD_0 PWM Mode Register | 10001000b |  |
| 00186h | TRDFCR_0 | Timer RD_0 Function Control Register | 10000000b |  |
| 00187h | TRDOER1_0 | Timer RD_0 Output Master Enable Register 1 | FFh |  |
| 00188h | TRDOER2_0 | Timer RD_0 Output Master Enable Register 2 | 01111111b |  |
| 00189h | TRDOCR_0 | Timer RD_0 Output Control Register | 00h |  |
| 0018Ah | TRDDFO_0 | Timer RD_0 Digital Filter Function Select Register 0 | 00h |  |
| 0018Bh | TRDDF1_0 | Timer RD_0 Digital Filter Function Select Register 1 | 00h |  |
| 0018Ch |  |  |  |  |
| 0018Dh |  |  |  |  |
| 0018Eh |  |  |  |  |
| 0018Fh |  |  |  |  |
| 00190h | TRDCR0_0 | Timer RD_0 Control Register 0 | 00h |  |
| 00191h | TRDIORAO_0 | Timer RD_0 I/O Control Register A0 | 10001000b |  |
| 00192h | TRDIORC0_0 | Timer RD_0 I/O Control Register C0 | 10001000b |  |
| 00193h | TRDSR0_0 | Timer RD_0 Status Register 0 | 11100000b |  |
| 00194h | TRDIER0_0 | Timer RD_0 Interrupt Enable Register 0 | 11100000b |  |
| 00195h | TRDPOCR0_0 | Timer RD_0 PWM Mode Output Level Control Register 0 | 11111000b |  |
| 00196h | TRD0_0 | Timer RD_0 Counter 0 | 0000h |  |
| 00197h |  |  |  |  |
| 00198h | TRDGRA0_0 | Timer RD_0 General Register A0 | FFFFh |  |
| 00199h |  |  |  |  |
| 0019Ah | TRDGRB0_0 | Timer RD_0 General Register B0 | FFFFh |  |
| 0019Bh |  |  |  |  |
| 0019Ch | TRDGRC0_0 | Timer RD_0 General Register C0 | FFFFh |  |
| 0019Dh |  |  |  |  |
| 0019Eh | TRDGRD0_0 | Timer RD_0 General Register D0 | FFFFh |  |
| 0019Fh |  |  |  |  |
| 001A0h | TRDCR1_0 | Timer RD_0 Control Register 1 | 00h |  |
| 001A1h | TRDIORA1_0 | Timer RD_0 I/O Control Register A1 | 10001000b |  |
| 001A2h | TRDIORC1_0 | Timer RD_0 I/O Control Register C1 | 10001000b |  |
| 001A3h | TRDSR1_0 | Timer RD_0 Status Register 1 | 11000000b |  |
| 001A4h | TRDIER1_0 | Timer RD_0 Interrupt Enable Register 1 | 11100000b |  |
| 001A5h | TRDPOCR1_0 | Timer RD_0 PWM Mode Output Level Control Register 1 | 11111000b |  |
| 001A6h | TRD1_0 | Timer RD_0 Counter 1 | 0000h |  |
| 001A7h |  |  |  |  |
| 001A8h | TRDGRA1_0 | Timer RD_0 General Register A1 | FFFFh |  |
| 001A9h |  |  |  |  |
| 001AAh | TRDGRB1_0 | Timer RD_0 General Register B1 | FFFFh |  |
| 001ABh |  |  |  |  |
| 001ACh | TRDGRC1_0 | Timer RD_0 General Register C1 | FFFFh |  |
| 001ADh |  |  |  |  |
| 001AEh | TRDGRD1_0 | Timer RD_0 General Register D1 | FFFFh |  |
| 001AFh |  |  |  |  |
| $\begin{aligned} & \hline \text { 001B0h } \\ & \text { to } \\ & 001 F F h \end{aligned}$ |  |  |  |  |

Note:

1. The blank areas are reserved. No access is allowed.

Table 3.8 SFR Information (8) (1)


Note:

1. The blank areas are reserved. No access is allowed.

Table 3.9 SFR Information (9) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 00240h |  |  |  |  |
| 00241h |  |  |  |  |
| 00242h |  |  |  |  |
| 00243h |  |  |  |  |
| 00244h |  |  |  |  |
| 00245h |  |  |  |  |
| 00246h |  |  |  |  |
| 00247h |  |  |  |  |
| 00248h |  |  |  |  |
| 00249h |  |  |  |  |
| 0024Ah |  |  |  |  |
| 0024Bh |  |  |  |  |
| 0024Ch |  |  |  |  |
| 0024Dh |  |  |  |  |
| 0024Eh |  |  |  |  |
| 0024Fh |  |  |  |  |
| 00250h |  |  |  |  |
| 00251h |  |  |  |  |
| 00252h | FST | Flash Memory Status Register | 10000X00b |  |
| 00253h |  |  |  |  |
| 00254h | FMR0 | Flash Memory Control Register 0 | 00h |  |
| 00255h | FMR1 | Flash Memory Control Register 1 | OOh |  |
| 00256h | FMR2 | Flash Memory Control Register 2 | 00h |  |
| 00257h |  |  |  |  |
| 00258h |  |  |  |  |
| 00259h |  |  |  |  |
| 0025Ah |  |  |  |  |
| 0025Bh |  |  |  |  |
| 0025Ch |  |  |  |  |
| 0025Dh |  |  |  |  |
| 0025Eh |  |  |  |  |
| 0025Fh |  |  |  |  |
| 00260h | AIADROL | Address Match Interrupt Address OL Register | XXXXh |  |
| 00261h |  |  |  |  |
| 00262h | AIADROH | Address Match Interrupt Address OH Register | 0000XXXXb |  |
| 00263h | AIENO | Address Match Interrupt Enable 0 Register | OOh |  |
| 00264h | AIADR1L | Address Match Interrupt Address 1L Register | XXXXh |  |
| 00265h |  |  |  |  |
| 00266h | AIADR1H | Address Match Interrupt Address 1H Register | 0000XXXXb |  |
| 00267h | AIEN1 | Address Match Interrupt Enable 1 Register | 00h |  |
| 00268h |  |  |  |  |
| 00269h |  |  |  |  |
| 0026Ah |  |  |  |  |
| 0026Bh |  |  |  |  |
| 0026Ch |  |  |  |  |
| 0026Dh |  |  |  |  |
| 0026Eh |  |  |  |  |
| 0026Fh |  |  |  |  |
| 00270h |  |  |  |  |
| 00271h |  |  |  |  |
| 00272h |  |  |  |  |
| 00273h |  |  |  |  |
| 00274h |  |  |  |  |
| 00275h |  |  |  |  |
| 00276h |  |  |  |  |
| 00277h |  |  |  |  |
| 00278h |  |  |  |  |
| 00279h |  |  |  |  |
| 0027Ah |  |  |  |  |
| 0027Bh |  |  |  |  |
| 0027Ch |  |  |  |  |
| 0027Dh |  |  |  |  |
| 0027Eh |  |  |  |  |
| 0027Fh |  |  |  |  |

X: Undefined
Note:

1. The blank areas are reserved. No access is allowed.

Table 3.10 SFR Information (10) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 00280h | DTCTL | DTC Activation Control Register | 00h |  |
| 00281h |  |  |  |  |
| 00282h |  |  |  |  |
| 00283h |  |  |  |  |
| 00284h |  |  |  |  |
| 00285h |  |  |  |  |
| 00286h |  |  |  |  |
| 00287h |  |  |  |  |
| 00288h | DTCEN0 | DTC Activation Enable Register 0 | 00h |  |
| 00289h | DTCEN1 | DTC Activation Enable Register 1 | 00h |  |
| 0028Ah | DTCEN2 | DTC Activation Enable Register 2 | OOh |  |
| 0028Bh | DTCEN3 | DTC Activation Enable Register 3 | 00h |  |
| 0028Ch | DTCEN4 | DTC Activation Enable Register 4 | OOh |  |
| 0028Dh | DTCEN5 | DTC Activation Enable Register 5 | 00h |  |
| 0028Eh | DTCEN6 | DTC Activation Enable Register 6 | 00h |  |
| 0028Fh |  |  |  |  |
| 00290h | CRCSAR | SFR Snoop Address Register | 0000h |  |
| 00291h |  |  |  |  |
| 00292h | CRCMR | CRC Control Register | 00h |  |
| 00293h |  |  |  |  |
| 00294h | CRCD | CRC Data Register | 0000h |  |
| 00295h |  |  |  |  |
| 00296h | CRCIN | CRC Input Register | 00h |  |
| 00297h |  |  |  |  |
| 00298h |  |  |  |  |
| 00299h |  |  |  |  |
| 0029Ah |  |  |  |  |
| 0029Bh |  |  |  |  |
| 0029Ch |  |  |  |  |
| 0029Dh |  |  |  |  |
| 0029Eh |  |  |  |  |
| 0029Fh |  |  |  |  |
| 002A0h | TRJ_0SR | Timer RJ_0 Pin Select Register | 00h |  |
| 002A1h | TRJ_1SR | Timer RJ_1 Pin Select Register | 00h |  |
| 002A2h |  |  |  |  |
| 002A3h |  |  |  |  |
| 002A4h | TRBSR | Timer RB2 Pin Select Register | 00h |  |
| 002A5h | TRCCLKSR | Timer RCCLK Pin Select Register | OOh |  |
| 002A6h | TRC_OSR0 | Timer RC_0 Pin Select Register 0 | 00h |  |
| 002A7h | TRC_OSR1 | Timer RC_0 Pin Select Register 1 | 00h |  |
| 002A8h |  |  |  |  |
| 002A9h | TRD_OSR0 | Timer RD_0 Pin Select Register 0 | 00h |  |
| 002AAh | TRD_0SR1 | Timer RD_0 Pin Select Register 1 | 00h |  |
| 002ABh |  |  |  |  |
| 002ACh |  |  |  |  |
| 002ADh | TIMSR | Timer Pin Select Register | 00h |  |
| 002AEh | U_OSR | UART0_0 Pin Select Register | 00h |  |
| 002AFh | U_1SR | UART0_1 Pin Select Register | OOh |  |
| 002B0h |  |  |  |  |
| 002B1h |  |  |  |  |
| 002B2h | U2SR0 | UART2 Pin Select Register 0 | 00h |  |
| 002B3h | U2SR1 | UART2 Pin Select Register 1 | 00h |  |
| 002B4h | SSUIIC_0SR | SSU/IIC_0 Pin Select Register | 00h |  |
| 002B5h |  |  |  |  |
| 002B6h | INTSR0 | INT Interrupt Input Pin Select Register 0 | 00h |  |
| 002B7h |  |  |  |  |
| 002B8h |  |  |  |  |
| 002B9h | PINSR | I/O Function Pin Select Register | 00h |  |
| 002BAh |  |  |  |  |
| 002BBh |  |  |  |  |
| 002BCh |  |  |  |  |
| 002BDh |  |  |  |  |
| 002BEh | PMCSEL | Pin Assignment Select Register | 00h |  |
| 002BFh |  |  |  |  |

Note:

1. The blank areas are reserved. No access is allowed.

Table 3.11 SFR Information (11) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 002C0h | PUR0 | Pull-Up Control Register 0 | 00h |  |
| 002C1h | PUR1 | Pull-Up Control Register 1 | 00h |  |
| 002C2h | PUR2 | Pull-Up Control Register 2 | 00h |  |
| 002C3h |  |  |  |  |
| 002C4h |  |  |  |  |
| 002C5h |  |  |  |  |
| 002C6h |  |  |  |  |
| 002C7h |  |  |  |  |
| 002C8h | P1DRR | Port P1 Drive Capacity Control Register | 00h |  |
| 002C9h | P2DRR | Port P2 Drive Capacity Control Register | 00h |  |
| 002CAh |  |  |  |  |
| 002CBh |  |  |  |  |
| 002CCh | DRR0 | Drive Capacity Control Register 0 | 00h |  |
| 002CDh | DRR1 | Drive Capacity Control Register 1 | 00h |  |
| 002CEh | DRR2 | Drive Capacity Control Register 2 | 00h |  |
| 002CFh |  |  |  |  |
| 002D0h | VLTO | Input Threshold Control Register 0 | 00h |  |
| 002D1h | VLT1 | Input Threshold Control Register 1 | OOh |  |
| 002D2h | VLT2 | Input Threshold Control Register 2 | 00h |  |
| 002D3h |  |  |  |  |
| 002D4h |  |  |  |  |
| 002D5h |  |  |  |  |
| 002D6h |  |  |  |  |
| 002D7h |  |  |  |  |
| 002D8h |  |  |  |  |
| 002D9h |  |  |  |  |
| 002DAh |  |  |  |  |
| 002DBh |  |  |  |  |
| 002DCh |  |  |  |  |
| 002DDh |  |  |  |  |
| 002DEh |  |  |  |  |
| 002DFh |  |  |  |  |
| 002E0h | PORT0 | Port P0 Register | XXh |  |
| 002E1h | PORT1 | Port P1 Register | XXh |  |
| 002E2h | PDO | Port P0 Direction Register | OOh |  |
| 002E3h | PD1 | Port P1 Direction Register | 00h |  |
| 002E4h | PORT2 | Port P2 Register | XXh |  |
| 002E5h | PORT3 | Port P3 Register | XXh |  |
| 002E6h | PD2 | Port P2 Direction Register | 00h |  |
| 002E7h | PD3 | Port P3 Direction Register | OOh |  |
| 002E8h | PORT4 | Port P4 Register | XXh |  |
| 002E9h |  |  |  |  |
| 002EAh | PD4 | Port P4 Direction Register | 00h |  |
| 002EBh |  |  |  |  |
| 002ECh | PORT6 | Port P6 Register | XXh |  |
| 002EDh |  |  |  |  |
| 002EEh | PD6 | Port P6 Direction Register | 00h |  |
| 002EFh |  |  |  |  |
| 002F0h |  |  |  |  |
| 002F1h | PORT9 | Port P9 Register | XXh |  |
| 002F2h |  |  |  |  |
| 002F3h | PD9 | Port P9 Direction Register | 00h |  |
| 002F4h |  |  |  |  |
| 002F5h |  |  |  |  |
| 002F6h |  |  |  |  |
| 002F7h |  |  |  |  |
| 002F8h |  |  |  |  |
| 002F9h |  |  |  |  |
| 002FAh |  |  |  |  |
| 002FBh |  |  |  |  |
| 002FCh |  |  |  |  |
| 002FDh |  |  |  |  |
| 002FEh |  |  |  |  |
| 002FFh |  |  |  |  |
| $\begin{aligned} & \text { 00300h } \\ & \text { to } \\ & 003 F F h \end{aligned}$ |  |  |  |  |

Note:

1. The blank areas are reserved. No access is allowed.

Table 3.12 SFR Information (12) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \text { 00400h } \\ \text { to } \\ \text { 02BFFh } \end{gathered}$ | On-chip RAM | On-chip RAM |  |  |
| $\begin{aligned} & \text { 02C00h } \\ & \text { to } \\ & 069 F F h \end{aligned}$ |  |  |  |  |
| 06A00h | ELSELR0 | Event Output Destination Select Register 0 | 00h |  |
| 06A01h | ELSELR1 | Event Output Destination Select Register 1 | 00h |  |
| 06A02h | ELSELR2 | Event Output Destination Select Register 2 | 00h |  |
| 06A03h | ELSELR3 | Event Output Destination Select Register 3 | 00h |  |
| 06A04h | ELSELR4 | Event Output Destination Select Register 4 | 00h |  |
| 06A05h |  |  |  |  |
| 06A06h |  |  |  |  |
| 06A07h |  |  |  |  |
| 06A08h | ELSELR8 | Event Output Destination Select Register 8 | 00h |  |
| 06A09h | ELSELR9 | Event Output Destination Select Register 9 | 00h |  |
| 06A0Ah | ELSELR10 | Event Output Destination Select Register 10 | 00h |  |
| 06A0Bh | ELSELR11 | Event Output Destination Select Register 11 | 00h |  |
| 06A0Ch | ELSELR12 | Event Output Destination Select Register 12 | 00h |  |
| 06A0Dh | ELSELR13 | Event Output Destination Select Register 13 | 00h |  |
| 06A0Eh | ELSELR14 | Event Output Destination Select Register 14 | 00h |  |
| 06A0Fh | ELSELR15 | Event Output Destination Select Register 15 | 00h |  |
| 06A10h | ELSELR16 | Event Output Destination Select Register 16 | 00h |  |
| 06A11h | ELSELR17 | Event Output Destination Select Register 17 | 00h |  |
| 06A12h | ELSELR18 | Event Output Destination Select Register 18 | 00h |  |
| 06A13h | ELSELR19 | Event Output Destination Select Register 19 | 00h |  |
| 06A14h | ELSELR20 | Event Output Destination Select Register 20 | 00h |  |
| 06A15h | ELSELR21 | Event Output Destination Select Register 21 | 00h |  |
| 06A16h | ELSELR22 | Event Output Destination Select Register 22 | 00h |  |
| 06A17h | ELSELR23 | Event Output Destination Select Register 23 | 00h |  |
| 06A18h | ELSELR24 | Event Output Destination Select Register 24 | 00h |  |
| 06A19h |  |  |  |  |
| 06A1Ah |  |  |  |  |
| 06A1Bh |  |  |  |  |
| 06A1Ch |  |  |  |  |
| 06A1Dh |  |  |  |  |
| 06A1Eh |  |  |  |  |
| 06A1Fh |  |  |  |  |
| 06A20h |  |  |  |  |
| 06A21h |  |  |  |  |
| 06A22h |  |  |  |  |
| 06A23h |  |  |  |  |
| 06A24h |  |  |  |  |
| 06A25h |  |  |  |  |
| 06A26h |  |  |  |  |
| 06A27h |  |  |  |  |
| 06A28h |  |  |  |  |
| 06A29h |  |  |  |  |
| 06A2Ah |  |  |  |  |
| 06A2Bh |  |  |  |  |
| 06A2Ch |  |  |  |  |
| 06A2Dh |  |  |  |  |
| 06A2Eh |  |  |  |  |
| 06A2Fh |  |  |  |  |
| 06A30h |  |  |  |  |
| $\begin{aligned} & \text { 06A31h } \\ & \text { to } \\ & \text { 06BFFh } \end{aligned}$ |  |  |  |  |
| 06C00h |  | Area for storing DTC transfer vector 0 | XXh |  |
| 06C01h |  | Area for storing DTC transfer vector 1 | XXh |  |
| 06C02h |  | Area for storing DTC transfer vector 2 | XXh |  |
| 06C03h |  | Area for storing DTC transfer vector 3 | XXh |  |
| 06C04h |  | Area for storing DTC transfer vector 4 | XXh |  |
| 06C05h |  |  |  |  |
| 06C06h |  |  |  |  |
| 06C07h |  |  |  |  |
| 06C08h |  | Area for storing DTC transfer vector 8 | XXh |  |
| 06C09h |  | Area for storing DTC transfer vector 9 | XXh |  |

X: Undefined
Note:

1. The blank areas are reserved. No access is allowed.

Table 3.13 SFR Information (13) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 06C0Ah |  | Area for storing DTC transfer vector 10 | XXh |  |
| 06C0Bh |  | Area for storing DTC transfer vector 11 | XXh |  |
| 06C0Ch |  | Area for storing DTC transfer vector 12 | XXh |  |
| 06C0Dh |  | Area for storing DTC transfer vector 13 | XXh |  |
| 06C0Eh |  | Area for storing DTC transfer vector 14 | XXh |  |
| 06C0Fh |  | Area for storing DTC transfer vector 15 | XXh |  |
| 06C10h |  | Area for storing DTC transfer vector 16 | XXh |  |
| 06C11h |  | Area for storing DTC transfer vector 17 | XXh |  |
| 06C12h |  | Area for storing DTC transfer vector 18 | XXh |  |
| 06C13h |  | Area for storing DTC transfer vector 19 | XXh |  |
| 06C14h |  |  |  |  |
| 06C15h |  |  |  |  |
| 06C16h |  | Area for storing DTC transfer vector 22 | XXh |  |
| 06C17h |  | Area for storing DTC transfer vector 23 | XXh |  |
| 06C18h |  | Area for storing DTC transfer vector 24 | XXh |  |
| 06C19h |  | Area for storing DTC transfer vector 25 | XXh |  |
| 06C1Ah |  | Area for storing DTC transfer vector 26 | XXh |  |
| 06C1Bh |  | Area for storing DTC transfer vector 27 | XXh |  |
| 06C1Ch |  | Area for storing DTC transfer vector 28 | XXh |  |
| 06C1Dh |  | Area for storing DTC transfer vector 29 | XXh |  |
| 06C1Eh |  | Area for storing DTC transfer vector 30 | XXh |  |
| 06C1Fh |  | Area for storing DTC transfer vector 31 | XXh |  |
| 06C20h |  | Area for storing DTC transfer vector 32 | XXh |  |
| 06C21h |  | Area for storing DTC transfer vector 33 | XXh |  |
| 06C22h |  |  |  |  |
| 06C23h |  |  |  |  |
| 06C24h |  |  |  |  |
| 06C25h |  |  |  |  |
| 06C26h |  | Area for storing DTC transfer vector 38 | XXh |  |
| 06C27h |  | Area for storing DTC transfer vector 39 | XXh |  |
| 06C28h |  |  |  |  |
| 06C29h |  |  |  |  |
| 06C2Ah |  | Area for storing DTC transfer vector 42 | XXh |  |
| 06C2Bh |  |  |  |  |
| 06C2Ch |  |  |  |  |
| 06C2Dh |  |  |  |  |
| 06C2Eh |  |  |  |  |
| 06C2Fh |  |  |  |  |
| 06C30h |  |  |  |  |
| 06C31h |  | Area for storing DTC transfer vector 49 | XXh |  |
| 06C32h |  | Area for storing DTC transfer vector 50 | XXh |  |
| 06C33h |  | Area for storing DTC transfer vector 51 | XXh |  |
| 06C34h |  | Area for storing DTC transfer vector 52 | XXh |  |
| 06C35h |  |  |  |  |
| 06C36h |  |  |  |  |
| 06C37h |  |  |  |  |
| 06C38h |  |  |  |  |
| 06C39h |  |  |  |  |
| 06C3Ah |  |  |  |  |
| 06C3Bh |  |  |  |  |
| 06C3Ch |  |  |  |  |
| 06C3Dh |  |  |  |  |
| 06C3Eh |  |  |  |  |
| 06C3Fh |  |  |  |  |
| 06C40h | DTCCR0 | DTC Control Register 0 | XXh |  |
| 06C41h | DTBLS0 | DTC Block Size Register 0 | XXh |  |
| 06C42h | DTCCT0 | DTC Transfer Count Register 0 | XXh |  |
| 06C43h | DTRLD0 | DTC Transfer Count Reload Register 0 | XXh |  |
| 06C44h | DTSAR0 | DTC Source Address Register 0 | XXXXh |  |
| 06C45h |  |  |  |  |
| 06C46h | DTDAR0 | DTC Destination Address Register 0 | XXXXh |  |
| 06C47h |  |  |  |  |
| 06C48h | DTCCR1 | DTC Control Register 1 | XXh |  |
| 06C49h | DTBLS1 | DTC Block Size Register 1 | XXh |  |

X: Undefined
Note:

1. The blank areas are reserved. No access is allowed.

Table 3.14 SFR Information (14) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 06C4Ah | DTCCT1 | DTC Transfer Count Register 1 | XXh |  |
| 06C4Bh | DTRLD1 | DTC Transfer Count Reload Register 1 | XXh |  |
| 06C4Ch | DTSAR1 | DTC Source Address Register 1 | XXXXh |  |
| 06C4Dh |  |  |  |  |
| 06C4Eh | DTDAR1 | DTC Destination Address Register 1 | XXXXh |  |
| 06C4Fh |  |  |  |  |
| 06C50h | DTCCR2 | DTC Control Register 2 | XXh |  |
| 06C51h | DTBLS2 | DTC Block Size Register 2 | XXh |  |
| 06C52h | DTCCT2 | DTC Transfer Count Register 2 | XXh |  |
| 06C53h | DTRLD2 | DTC Transfer Count Reload Register 2 | XXh |  |
| 06C54h | DTSAR2 | DTC Source Address Register 2 | XXXXh |  |
| 06C55h |  |  |  |  |
| 06C56h | DTDAR2 | DTC Destination Address Register 2 | XXXXh |  |
| 06C57h |  |  |  |  |
| 06C58h | DTCCR3 | DTC Control Register 3 | XXh |  |
| 06C59h | DTBLS3 | DTC Block Size Register 3 | XXh |  |
| 06C5Ah | DTCCT3 | DTC Transfer Count Register 3 | XXh |  |
| 06C5Bh | DTRLD3 | DTC Transfer Count Reload Register 3 | XXh |  |
| 06C5Ch | DTSAR3 | DTC Source Address Register 3 | XXXXh |  |
| 06C5Dh |  |  |  |  |
| 06C5Eh | DTDAR3 | DTC Destination Address Register 3 | XXXXh |  |
| 06C5Fh |  |  |  |  |
| 06C60h | DTCCR4 | DTC Control Register 4 | XXh |  |
| 06C61h | DTBLS4 | DTC Block Size Register 4 | XXh |  |
| 06C62h | DTCCT4 | DTC Transfer Count Register 4 | XXh |  |
| 06C63h | DTRLD4 | DTC Transfer Count Reload Register 4 | XXh |  |
| 06C64h | DTSAR4 | DTC Source Address Register 4 | XXXXh |  |
| 06C65h |  |  |  |  |
| 06C66h | DTDAR4 | DTC Destination Address Register 4 | XXXXh |  |
| 06C67h |  |  |  |  |
| 06C68h | DTCCR5 | DTC Control Register 5 | XXh |  |
| 06C69h | DTBLS5 | DTC Block Size Register 5 | XXh |  |
| 06C6Ah | DTCCT5 | DTC Transfer Count Register 5 | XXh |  |
| 06C6Bh | DTRLD5 | DTC Transfer Count Reload Register 5 | XXh |  |
| 06C6Ch | DTSAR5 | DTC Source Address Register 5 | XXXXh |  |
| 06C6Dh |  |  |  |  |
| 06C6Eh | DTDAR5 | DTC Destination Address Register 5 | XXXXh |  |
| 06C6Fh |  |  |  |  |
| 06C70h | DTCCR6 | DTC Control Register 6 | XXh |  |
| 06C71h | DTBLS6 | DTC Block Size Register 6 | XXh |  |
| 06C72h | DTCCT6 | DTC Transfer Count Register 6 | XXh |  |
| 06C73h | DTRLD6 | DTC Transfer Count Reload Register 6 | XXh |  |
| 06C74h | DTSAR6 | DTC Source Address Register 6 | XXXXh |  |
| 06C75h |  |  |  |  |
| 06C76h | DTDAR6 | DTC Destination Address Register 6 | XXXXh |  |
| 06C77h |  |  |  |  |
| 06C78h | DTCCR7 | DTC Control Register 7 | XXh |  |
| 06C79h | DTBLS7 | DTC Block Size Register 7 | XXh |  |
| 06C7Ah | DTCCT7 | DTC Transfer Count Register 7 | XXh |  |
| 06C7Bh | DTRLD7 | DTC Transfer Count Reload Register 7 | XXh |  |
| 06C7Ch | DTSAR7 | DTC Source Address Register 7 | XXXXh |  |
| 06C7Dh |  |  |  |  |
| 06C7Eh | DTDAR7 | DTC Destination Address Register 7 | XXXXh |  |
| 06C7Fh |  |  |  |  |
| 06C80h | DTCCR8 | DTC Control Register 8 | XXh |  |
| 06C81h | DTBLS8 | DTC Block Size Register 8 | XXh |  |
| 06C82h | DTCCT8 | DTC Transfer Count Register 8 | XXh |  |
| 06C83h | DTRLD8 | DTC Transfer Count Reload Register 8 | XXh |  |
| 06C84h | DTSAR8 | DTC Source Address Register 8 | XXXXh |  |
| 06C85h |  |  |  |  |
| 06C86h | DTDAR8 | DTC Destination Address Register 8 | XXXXh |  |
| 06C87h |  |  |  |  |
| 06C88h | DTCCR9 | DTC Control Register 9 | XXh |  |
| 06C89h | DTBLS9 | DTC Block Size Register 9 | XXh |  |
| 06C8Ah | DTCCT9 | DTC Transfer Count Register 9 | XXh |  |
| 06C8Bh | DTRLD9 | DTC Transfer Count Reload Register 9 | XXh |  |
| 06C8Ch | DTSAR9 | DTC Source Address Register 9 | XXXXh |  |
| 06C8Dh |  |  |  |  |
| 06C8Eh | DTDAR9 | DTC Destination Address Register 9 | XXXXh |  |
| 06C8Fh |  |  |  |  |

X: Undefined
Note:

1. The blank areas are reserved. No access is allowed.

Table 3.15 SFR Information (15) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 06C90h | DTCCR10 | DTC Control Register 10 | XXh |  |
| 06C91h | DTBLS10 | DTC Block Size Register 10 | XXh |  |
| 06C92h | DTCCT10 | DTC Transfer Count Register 10 | XXh |  |
| 06C93h | DTRLD10 | DTC Transfer Count Reload Register 10 | XXh |  |
| 06C94h | DTSAR10 | DTC Source Address Register 10 | XXXXh |  |
| 06C95h |  |  |  |  |
| 06C96h | DTDAR10 | DTC Destination Address Register 10 | XXXXh |  |
| 06C97h |  |  |  |  |
| 06C98h | DTCCR11 | DTC Control Register 11 | XXh |  |
| 06C99h | DTBLS11 | DTC Block Size Register 11 | XXh |  |
| 06C9Ah | DTCCT11 | DTC Transfer Count Register 11 | XXh |  |
| 06C9Bh | DTRLD11 | DTC Transfer Count Reload Register 11 | XXh |  |
| 06C9Ch | DTSAR11 | DTC Source Address Register 11 | XXXXh |  |
| 06C9Dh |  |  |  |  |
| 06C9Eh | DTDAR11 | DTC Destination Address Register 11 | XXXXh |  |
| 06C9Fh |  |  |  |  |
| 06CA0h | DTCCR12 | DTC Control Register 12 | XXh |  |
| 06CA1h | DTBLS12 | DTC Block Size Register 12 | XXh |  |
| 06CA2h | DTCCT12 | DTC Transfer Count Register 12 | XXh |  |
| 06CA3h | DTRLD12 | DTC Transfer Count Reload Register 12 | XXh |  |
| 06CA4h | DTSAR12 | DTC Source Address Register 12 | XXXXh |  |
| 06CA5h |  |  |  |  |
| 06CA6h | DTDAR12 | DTC Destination Address Register 12 | XXXXh |  |
| 06CA7h |  |  |  |  |
| 06CA8h | DTCCR13 | DTC Control Register 13 | XXh |  |
| 06CA9h | DTBLS13 | DTC Block Size Register 13 | XXh |  |
| 06CAAh | DTCCT13 | DTC Transfer Count Register 13 | XXh |  |
| 06CABh | DTRLD13 | DTC Transfer Count Reload Register 13 | XXh |  |
| 06CACh | DTSAR13 | DTC Source Address Register 13 | XXXXh |  |
| 06CADh |  |  |  |  |
| 06CAEh | DTDAR13 | DTC Destination Address Register 13 | XXXXh |  |
| 06CAFh |  |  |  |  |
| 06CB0h | DTCCR14 | DTC Control Register 14 | XXh |  |
| 06CB1h | DTBLS14 | DTC Block Size Register 14 | XXh |  |
| 06CB2h | DTCCT14 | DTC Transfer Count Register 14 | XXh |  |
| 06CB3h | DTRLD14 | DTC Transfer Count Reload Register 14 | XXh |  |
| 06CB4h | DTSAR14 | DTC Source Address Register 14 | XXXXh |  |
| 06CB5h |  |  |  |  |
| 06CB6h | DTDAR14 | DTC Destination Address Register 14 | XXXXh |  |
| 06CB7h |  |  |  |  |
| 06CB8h | DTCCR15 | DTC Control Register 15 | XXh |  |
| 06CB9h | DTBLS15 | DTC Block Size Register 15 | XXh |  |
| 06CBAh | DTCCT15 | DTC Transfer Count Register 15 | XXh |  |
| 06CBBh | DTRLD15 | DTC Transfer Count Reload Register 15 | XXh |  |
| 06CBCh | DTSAR15 | DTC Source Address Register 15 | XXXXh |  |
| 06CBDh |  |  |  |  |
| 06CBEh | DTDAR15 | DTC Destination Address Register 15 | XXXXh |  |
| 06CBFh |  |  |  |  |
| 06CC0h | DTCCR16 | DTC Control Register 16 | XXh |  |
| 06CC1h | DTBLS16 | DTC Block Size Register 16 | XXh |  |
| 06CC2h | DTCCT16 | DTC Transfer Count Register 16 | XXh |  |
| 06CC3h | DTRLD16 | DTC Transfer Count Reload Register 16 | XXh |  |
| 06CC4h | DTSAR16 | DTC Source Address Register 16 | XXXXh |  |
| 06CC5h |  |  |  |  |
| 06CC6h | DTDAR16 | DTC Destination Address Register 16 | XXXXh |  |
| 06CC7h |  |  |  |  |
| 06CC8h | DTCCR17 | DTC Control Register 17 | XXh |  |
| 06CC9h | DTBLS17 | DTC Block Size Register 17 | XXh |  |
| 06CCAh | DTCCT17 | DTC Transfer Count Register 17 | XXh |  |
| 06CCBh | DTRLD17 | DTC Transfer Count Reload Register 17 | XXh |  |
| 06CCCh | DTSAR17 | DTC Source Address Register 17 | XXXXh |  |
| 06CCDh |  |  |  |  |
| 06CCEh | DTDAR17 | DTC Destination Address Register 17 | XXXXh |  |
| 06CCFh |  |  |  |  |

X: Undefined
Note:

1. The blank areas are reserved. No access is allowed.

Table 3.16 SFR Information (16) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 06CDOh | DTCCR18 | DTC Control Register 18 | XXh |  |
| 06CD1h | DTBLS18 | DTC Block Size Register 18 | XXh |  |
| 06CD2h | DTCCT18 | DTC Transfer Count Register 18 | XXh |  |
| 06CD3h | DTRLD18 | DTC Transfer Count Reload Register 18 | XXh |  |
| 06CD4h | DTSAR18 | DTC Source Address Register 18 | XXXXh |  |
| 06CD5h |  |  |  |  |
| 06CD6h | DTDAR18 | DTC Destination Address Register 18 | XXXXh |  |
| 06CD7h |  |  |  |  |
| 06CD8h | DTCCR19 | DTC Control Register 19 | XXh |  |
| 06CD9h | DTBLS19 | DTC Block Size Register 19 | XXh |  |
| 06CDAh | DTCCT19 | DTC Transfer Count Register 19 | XXh |  |
| 06CDBh | DTRLD19 | DTC Transfer Count Reload Register 19 | XXh |  |
| 06CDCh | DTSAR19 | DTC Source Address Register 19 | XXXXh |  |
| 06CDDh |  |  |  |  |
| 06CDEh | DTDAR19 | DTC Destination Address Register 19 | XXXXh |  |
| 06CDFh |  |  |  |  |
| 06CEOh | DTCCR20 | DTC Control Register 20 | XXh |  |
| 06CE1h | DTBLS20 | DTC Block Size Register 20 | XXh |  |
| 06CE2h | DTCCT20 | DTC Transfer Count Register 20 | XXh |  |
| 06CE3h | DTRLD20 | DTC Transfer Count Reload Register 20 | XXh |  |
| 06CE4h | DTSAR20 | DTC Source Address Register 20 | XXXXh |  |
| 06CE5h |  |  |  |  |
| 06CE6h | DTDAR20 | DTC Destination Address Register 20 | XXXXh |  |
| 06CE7h |  |  |  |  |
| 06CE8h | DTCCR21 | DTC Control Register 21 | XXh |  |
| 06CE9h | DTBLS21 | DTC Block Size Register 21 | XXh |  |
| 06CEAh | DTCCT21 | DTC Transfer Count Register 21 | XXh |  |
| 06CEBh | DTRLD21 | DTC Transfer Count Reload Register 21 | XXh |  |
| 06CECh | DTSAR21 | DTC Source Address Register 21 | XXXXh |  |
| 06CEDh |  |  |  |  |
| 06CEEh | DTDAR21 | DTC Destination Address Register 21 | XXXXh |  |
| 06CEFh |  |  |  |  |
| 06CFOh | DTCCR22 | DTC Control Register 22 | XXh |  |
| 06CF1h | DTBLS22 | DTC Block Size Register 22 | XXh |  |
| 06CF2h | DTCCT22 | DTC Transfer Count Register 22 | XXh |  |
| 06CF3h | DTRLD22 | DTC Transfer Count Reload Register 22 | XXh |  |
| 06CF4h | DTSAR22 | DTC Source Address Register 22 | XXXXh |  |
| 06CF5h |  |  |  |  |
| 06CF6h | DTDAR22 | DTC Destination Address Register 22 | XXXXh |  |
| 06CF7h |  |  |  |  |
| 06CF8h | DTCCR23 | DTC Control Register 23 | XXh |  |
| 06CF9h | DTBLS23 | DTC Block Size Register 23 | XXh |  |
| 06CFAh | DTCCT23 | DTC Transfer Count Register 23 | XXh |  |
| 06CFBh | DTRLD23 | DTC Transfer Count Reload Register 23 | XXh |  |
| 06CFCh | DTSAR23 | DTC Source Address Register 23 | XXXXh |  |
| 06CFDh |  |  |  |  |
| 06CFEh | DTDAR23 | DTC Destination Address Register 23 | XXXXh |  |
| 06CFFh |  |  |  |  |
| $\begin{aligned} & \text { 06D00h } \\ & \text { to } \end{aligned}$ |  |  |  |  |
| 06DFFh |  |  |  |  |
| 06E00h | CMB0_0 | CAN_0 Mailbox 0 | XXh |  |
| 06E01h |  |  | XXh |  |
| 06E02h |  |  | XXh |  |
| 06E03h |  |  | XXh |  |
| 06E04h |  |  | XXh |  |
| 06E05h |  |  | XXh |  |
| 06E06h |  |  | XXh |  |
| 06E07h |  |  | XXh |  |
| 06E08h |  |  | XXh |  |
| 06E09h |  |  | XXh |  |
| 06E0Ah |  |  | XXh |  |
| 06E0Bh |  |  | XXh |  |
| 06E0Ch |  |  | XXh |  |
| 06E0Dh |  |  | XXh |  |
| 06E0Eh |  |  | XXh |  |
| 06E0Fh |  |  | XXh |  |

X: Undefined
Note:

1. The blank areas are reserved. No access is allowed.

Table 3.17 SFR Information (17) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 06E10h | CMB1_0 | CAN_0 Mailbox 1 | XXh |  |
| 06E11h |  |  | XXh |  |
| 06E12h |  |  | XXh |  |
| 06E13h |  |  | XXh |  |
| 06E14h |  |  | XXh |  |
| 06E15h |  |  | XXh |  |
| 06E16h |  |  | XXh |  |
| 06E17h |  |  | XXh |  |
| 06E18h |  |  | XXh |  |
| 06E19h |  |  | XXh |  |
| 06E1Ah |  |  | XXh |  |
| 06E1Bh |  |  | XXh |  |
| 06E1Ch |  |  | XXh |  |
| 06E1Dh |  |  | XXh |  |
| 06E1Eh |  |  | XXh |  |
| 06E1Fh |  |  | XXh |  |
| 06E20h | CMB2_0 | CAN_0 Mailbox 2 | XXh |  |
| 06E21h |  |  | XXh |  |
| 06E22h |  |  | XXh |  |
| 06E23h |  |  | XXh |  |
| 06E24h |  |  | XXh |  |
| 06E25h |  |  | XXh |  |
| 06E26h |  |  | XXh |  |
| 06E27h |  |  | XXh |  |
| 06E28h |  |  | XXh |  |
| 06E29h |  |  | XXh |  |
| 06E2Ah |  |  | XXh |  |
| 06E2Bh |  |  | XXh |  |
| 06E2Ch |  |  | XXh |  |
| 06E2Dh |  |  | XXh |  |
| 06E2Eh |  |  | XXh |  |
| 06E2Fh |  |  | XXh |  |
| 06E30h | CMB3_0 | CAN_0 Mailbox 3 | XXh |  |
| 06E31h |  |  | XXh |  |
| 06E32h |  |  | XXh |  |
| 06E33 |  |  | XXh |  |
| 06E34h |  |  | XXh |  |
| 06E35h |  |  | XXh |  |
| 06E36h |  |  | XXh |  |
| 06E37h |  |  | XXh |  |
| 06E38h |  |  | XXh |  |
| 06E39h |  |  | XXh |  |
| 06E3Ah |  |  | XXh |  |
| 06E3Bh |  |  | XXh |  |
| 06E3Ch |  |  | XXh |  |
| 06E3Dh |  |  | XXh |  |
| 06E3Eh |  |  | XXh |  |
| 06E3Fh |  |  | XXh |  |
| 06E40h | CMB4_0 | CAN_0 Mailbox 4 | XXh |  |
| 06E41h |  |  | XXh |  |
| 06E42h |  |  | XXh |  |
| 06E43h |  |  | XXh |  |
| 06E44h |  |  | XXh |  |
| 06E45h |  |  | XXh |  |
| 06E46h |  |  | XXh |  |
| 06E47h |  |  | XXh |  |
| 06E48h |  |  | XXh |  |
| 06E49h |  |  | XXh |  |
| 06E4Ah |  |  | XXh |  |
| 06E4Bh |  |  | XXh |  |
| 06E4Ch |  |  | XXh |  |
| 06E4Dh |  |  | XXh |  |
| 06E4Eh |  |  | XXh |  |
| 06E4Fh |  |  | XXh |  |

X: Undefined
Note:

1. The blank areas are reserved. No access is allowed.

Table 3.18 SFR Information (18) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 06E50h | CMB5_0 | CAN_0 Mailbox 5 | XXh |  |
| 06E51h |  |  | XXh |  |
| 06E52h |  |  | XXh |  |
| 06E53h |  |  | XXh |  |
| 06E54h |  |  | XXh |  |
| 06E55h |  |  | XXh |  |
| 06E56h |  |  | XXh |  |
| 06E57h |  |  | XXh |  |
| 06E58h |  |  | XXh |  |
| 06E59h |  |  | XXh |  |
| 06E5Ah |  |  | XXh |  |
| 06E5Bh |  |  | XXh |  |
| 06E5Ch |  |  | XXh |  |
| 06E5Dh |  |  | XXh |  |
| 06E5Eh |  |  | XXh |  |
| 06E5Fh |  |  | XXh |  |
| 06E60h | CMB6_0 | CAN_0 Mailbox 6 | XXh |  |
| 06E61h |  |  | XXh |  |
| 06E62h |  |  | XXh |  |
| 06E63h |  |  | XXh |  |
| 06E64h |  |  | XXh |  |
| 06E65h |  |  | XXh |  |
| 06E66h |  |  | XXh |  |
| 06E67h |  |  | XXh |  |
| 06E68h |  |  | XXh |  |
| 06E69h |  |  | XXh |  |
| 06E6Ah |  |  | XXh |  |
| 06E6Bh |  |  | XXh |  |
| 06E6Ch |  |  | XXh |  |
| 06E6Dh |  |  | XXh |  |
| 06E6Eh |  |  | XXh |  |
| 06E6Fh |  |  | XXh |  |
| 06E70h | CMB7_0 | CAN_0 Mailbox 7 | XXh |  |
| 06E71h |  |  | XXh |  |
| 06E72h |  |  | XXh |  |
| 06E73h |  |  | XXh |  |
| 06E74h |  |  | XXh |  |
| 06E75h |  |  | XXh |  |
| 06E76h |  |  | XXh |  |
| 06E77h |  |  | XXh |  |
| 06E78h |  |  | XXh |  |
| 06E79h |  |  | XXh |  |
| 06E7Ah |  |  | XXh |  |
| 06E7Bh |  |  | XXh |  |
| 06E7Ch |  |  | XXh |  |
| 06E7Dh |  |  | XXh |  |
| 06E7Eh |  |  | XXh |  |
| 06E7Fh |  |  | XXh |  |
| 06E80h | CMB8_0 | CAN_0 Mailbox 8 | XXh |  |
| 06E81h |  |  | XXh |  |
| 06E82h |  |  | XXh |  |
| 06E83h |  |  | XXh |  |
| 06E84h |  |  | XXh |  |
| 06E85h |  |  | XXh |  |
| 06E86h |  |  | XXh |  |
| 06E87h |  |  | XXh |  |
| 06E88h |  |  | XXh |  |
| 06E89h |  |  | XXh |  |
| 06E8Ah |  |  | XXh |  |
| 06E8Bh |  |  | XXh |  |
| 06E8Ch |  |  | XXh |  |
| 06E8Dh |  |  | XXh |  |
| 06E8Eh |  |  | XXh |  |
| 06E8Fh |  |  | XXh |  |

X: Undefined
Note:

1. The blank areas are reserved. No access is allowed.

Table 3.19 SFR Information (19) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 06E90h | CMB9_0 | CAN_0 Mailbox 9 | XXh |  |
| 06E91h |  |  | XXh |  |
| 06E92h |  |  | XXh |  |
| 06E93h |  |  | XXh |  |
| 06E94h |  |  | XXh |  |
| 06E95h |  |  | XXh |  |
| 06E96h |  |  | XXh |  |
| 06E97h |  |  | XXh |  |
| 06E98h |  |  | XXh |  |
| 06E99h |  |  | XXh |  |
| 06E9Ah |  |  | XXh |  |
| 06E9Bh |  |  | XXh |  |
| 06E9Ch |  |  | XXh |  |
| 06E9Dh |  |  | XXh |  |
| 06E9Eh |  |  | XXh |  |
| 06E9Fh |  |  | XXh |  |
| 06EA0h | CMB10_0 | CAN_0 Mailbox 10 | XXh |  |
| 06EA1h |  |  | XXh |  |
| 06EA2h |  |  | XXh |  |
| 06EA3h |  |  | XXh |  |
| 06EA4h |  |  | XXh |  |
| 06EA5h |  |  | XXh |  |
| 06EA6h |  |  | XXh |  |
| 06EA7h |  |  | XXh |  |
| 06EA8h |  |  | XXh |  |
| 06EA9h |  |  | XXh |  |
| 06EAAh |  |  | XXh |  |
| 06EABh |  |  | XXh |  |
| 06EACh |  |  | XXh |  |
| 06EADh |  |  | XXh |  |
| 06EAEh |  |  | XXh |  |
| 06EAFh |  |  | XXh |  |
| 06EB0h | CMB11_0 | CAN_0 Mailbox 11 | XXh |  |
| 06EB1h |  |  | XXh |  |
| 06EB2h |  |  | XXh |  |
| 06EB3h |  |  | XXh |  |
| 06EB4h |  |  | XXh |  |
| 06EB5h |  |  | XXh |  |
| 06EB6h |  |  | XXh |  |
| 06EB7h |  |  | XXh |  |
| 06EB8h |  |  | XXh |  |
| 06EB9h |  |  | XXh |  |
| 06EBAh |  |  | XXh |  |
| 06EBBh |  |  | XXh |  |
| 06EBCh |  |  | XXh |  |
| 06EBDh |  |  | XXh |  |
| 06EBEh |  |  | XXh |  |
| 06EBFh |  |  | XXh |  |
| 06EC0h | CMB12_0 | CAN_0 Mailbox 12 | XXh |  |
| 06EC1h |  |  | XXh |  |
| 06EC2h |  |  | XXh |  |
| 06EC3h |  |  | XXh |  |
| 06EC4h |  |  | XXh |  |
| 06EC5h |  |  | XXh |  |
| 06EC6h |  |  | XXh |  |
| 06EC7h |  |  | XXh |  |
| 06EC8h |  |  | XXh |  |
| 06EC9h |  |  | XXh |  |
| 06ECAh |  |  | XXh |  |
| 06ECBh |  |  | XXh |  |
| 06ECCh |  |  | XXh |  |
| 06ECDh |  |  | XXh |  |
| 06ECEh |  |  | XXh |  |
| 06ECFh |  |  | XXh |  |

X: Undefined
Note:

1. The blank areas are reserved. No access is allowed.

Table 3.20 SFR Information (20) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 06ED0h | CMB13_0 | CAN_0 Mailbox 13 | XXh |  |
| 06ED1h |  |  | XXh |  |
| 06ED2h |  |  | XXh |  |
| 06ED3h |  |  | XXh |  |
| 06ED4h |  |  | XXh |  |
| 06ED5h |  |  | XXh |  |
| 06ED6h |  |  | XXh |  |
| 06ED7h |  |  | XXh |  |
| 06ED8h |  |  | XXh |  |
| 06ED9h |  |  | XXh |  |
| 06EDAh |  |  | XXh |  |
| 06EDBh |  |  | XXh |  |
| 06EDCh |  |  | XXh |  |
| 06EDDh |  |  | XXh |  |
| 06EDEh |  |  | XXh |  |
| 06EDFh |  |  | XXh |  |
| 06EEOh | CMB14_0 | CAN_0 Mailbox 14 | XXh |  |
| 06EE1h |  |  | XXh |  |
| 06EE2h |  |  | XXh |  |
| 06EE3h |  |  | XXh |  |
| 06EE4h |  |  | XXh |  |
| 06EE5h |  |  | XXh |  |
| 06EE6h |  |  | XXh |  |
| 06EE7h |  |  | XXh |  |
| 06EE8h |  |  | XXh |  |
| 06EE9h |  |  | XXh |  |
| 06EEAh |  |  | XXh |  |
| 06EEBh |  |  | XXh |  |
| 06EECh |  |  | XXh |  |
| 06EEDh |  |  | XXh |  |
| 06EEEh |  |  | XXh |  |
| 06EEFh |  |  | XXh |  |
| 06EFOh | CMB15_0 | CAN_0 Mailbox 15 | XXh |  |
| 06EF1h |  |  | XXh |  |
| 06EF2h |  |  | XXh |  |
| 06EF3h |  |  | XXh |  |
| 06EF4h |  |  | XXh |  |
| 06EF5h |  |  | XXh |  |
| 06EF6h |  |  | XXh |  |
| 06EF7h |  |  | XXh |  |
| 06EF8h |  |  | XXh |  |
| 06EF9h |  |  | XXh |  |
| 06EFAh |  |  | XXh |  |
| 06EFBh |  |  | XXh |  |
| 06EFCh |  |  | XXh |  |
| 06EFDh |  |  | XXh |  |
| 06EFEh |  |  | XXh |  |
| 06EFFh |  |  | XXh |  |
| 06F00h |  |  |  |  |
| 06F01h |  |  |  |  |
| 06F02h |  |  |  |  |
| 06F03h |  |  |  |  |
| 06F04h |  |  |  |  |
| 06F05h |  |  |  |  |
| 06F06h |  |  |  |  |
| 06F07h |  |  |  |  |
| 06F08h |  |  |  |  |
| 06F09h |  |  |  |  |
| 06F0Ah |  |  |  |  |
| 06F0Bh |  |  |  |  |
| 06F0Ch |  |  |  |  |
| 06F0Dh |  |  |  |  |
| 06F0Eh |  |  |  |  |
| 06F0Fh |  |  |  |  |

X: Undefined
Note:

1. The blank areas are reserved. No access is allowed.

Table 3.21 SFR Information (21) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 06F10h | CMKR0_0 | CAN_0 Mask Register 0 | XXh |  |
| 06F11h |  |  | XXh |  |
| 06F12h |  |  | XXh |  |
| 06F13h |  |  | XXh |  |
| 06F14h | CMKR1_0 | CAN_0 Mask Register 1 | XXh |  |
| 06F15h |  |  | XXh |  |
| 06F16h |  |  | XXh |  |
| 06F17h |  |  | XXh |  |
| 06F18h | CMKR2_0 | CAN_0 Mask Register 2 | XXh |  |
| 06F19h |  |  | XXh |  |
| 06F1Ah |  |  | XXh |  |
| 06F1Bh |  |  | XXh |  |
| 06F1Ch | CMKR3_0 | CAN_0 Mask Register 3 | XXh |  |
| 06F1Dh |  |  | XXh |  |
| 06F1Eh |  |  | XXh |  |
| 06F1Fh |  |  | XXh |  |
| 06F20h | CFIDCR0_0 | CAN_0 FIFO Received ID Compare Register 0 | XXh |  |
| 06F21h |  |  | XXh |  |
| 06F22h |  |  | XXh |  |
| 06F23h |  |  | XXh |  |
| 06F24h | CFIDCR1_0 | CAN_0 FIFO Received ID Compare Register 1 | XXh |  |
| 06F25h |  |  | XXh |  |
| 06F26h |  |  | XXh |  |
| 06F27h |  |  | XXh |  |
| 06F28h |  |  |  |  |
| 06F29h |  |  |  |  |
| 06F2Ah | CMKIVLR_0 | CAN_0 Mask Invalid Register | XXh |  |
| 06F2Bh |  |  | XXh |  |
| 06F2Ch |  |  |  |  |
| 06F2Dh |  |  |  |  |
| 06F2Eh | CMIER_0 | CAN_0 Mailbox Interrupt Enable Register | XXh |  |
| 06F2Fh |  |  | XXh |  |
| 06F30h | CMCTLO_0 | CAN_0 Message Control Register 0 | OOh |  |
| 06F31h | CMCTL1_0 | CAN_0 Message Control Register 1 | OOh |  |
| 06F32h | CMCTL2_0 | CAN_0 Message Control Register 2 | 00h |  |
| 06F33h | CMCTL3_0 | CAN_0 Message Control Register 3 | 00h |  |
| 06F34h | CMCTL4_0 | CAN_0 Message Control Register 4 | 00h |  |
| 06F35h | CMCTL5_0 | CAN_0 Message Control Register 5 | 00h |  |
| 06F36h | CMCTL6_0 | CAN_0 Message Control Register 6 | 00h |  |
| 06F37h | CMCTL7_0 | CAN_0 Message Control Register 7 | 00h |  |
| 06F38h | CMCTL8_0 | CAN_0 Message Control Register 8 | OOh |  |
| 06F39h | CMCTL9_0 | CAN_0 Message Control Register 9 | 00h |  |
| 06F3Ah | CMCTL10_0 | CAN_0 Message Control Register 10 | 00h |  |
| 06F3Bh | CMCTL11_0 | CAN_0 Message Control Register 11 | 00h |  |
| 06F3Ch | CMCTL12_0 | CAN_0 Message Control Register 12 | 00h |  |
| 06F3Dh | CMCTL13_0 | CAN_0 Message Control Register 13 | 00h |  |
| 06F3Eh | CMCTL14_0 | CAN_0 Message Control Register 14 | 00h |  |
| 06F3Fh | CMCTL15_0 | CAN_0 Message Control Register 15 | 00h |  |
| 06F40h | CCTLR_0 | CAN_0 Control Register | 00000101b |  |
| 06F41h |  |  | OOh |  |
| 06F42h | CSTR_0 | CAN_0 Status Register | 00000101b |  |
| 06F43h |  |  | 00h |  |
| 06F44h | CBCR_0 | CAN_0 Bit Configuration Register | OOh |  |
| 06F45h |  |  | OOh |  |
| 06F46h |  |  | 00h |  |
| 06F47h | CCLKR_0 | CAN_0 Clock Select Register | 00h |  |
| 06F48h | CRFCR_0 | CAN_0 Receive FIFO Control Register | 10000000b |  |
| 06F49h | CRFPCR_0 | CAN_0 Receive FIFO Pointer Control Register | XXh |  |
| 06F4Ah | CTFCR_0 | CAN_0 Transmit FIFO Control Register | 10000000b |  |
| 06F4Bh | CTFPCR_0 | CAN_0 Transmit FIFO Pointer Control Register | XXh |  |
| 06F4Ch | CEIER_0 | CAN_0 Error Interrupt Enable Register | 00h |  |
| 06F4Dh | CEIFR_0 | CAN_0 Error Interrupt Factor Judge Register | OOh |  |
| 06F4Eh | CRECR_0 | CAN_0 Receive Error Count Register | 00h |  |
| 06F4Fh | CTECR_0 | CAN_0 Transmit Error Count Register | 00h |  |

X: Undefined
Note:

1. The blank areas are reserved. No access is allowed.

Table 3.22 SFR Information (22) (1)

| Address | Symbol | Register Name | After Reset | Remarks |
| :---: | :---: | :---: | :---: | :---: |
| 06F50h | CECSR_0 | CAN_0 Error Code Store Register | 00h |  |
| 06F51h | CCSSR_0 | CAN_0 Channel Search Support Register | XXh |  |
| 06F52h | CMSSR 0 | CAN 0 Mailbox Search Status Register | 10000000b |  |
| 06F53h | CMSMR_0 | CAN_0 Mailbox Search Mode Register | 00h |  |
| 06F54h | CTSR_0 | CAN_0 Time Stamp Register | 0000h |  |
| 06F55h |  |  |  |  |
| 06F56h | CAFSR_0 | CAN_0 Acceptance Filter Support Register | XXh |  |
| 06F57h |  |  | XXh |  |
| 06F58h | CTCR_0 | CAN_0 Test Control Register | 00h |  |
| 06F59h |  |  |  |  |
| 06F5Ah |  |  |  |  |
| 06F5Bh |  |  |  |  |
| 06F5Ch |  |  |  |  |
| 06F5Dh |  |  |  |  |
| 06F5Eh |  |  |  |  |
| 06F5Fh |  |  |  |  |
| 06F60h |  |  |  |  |
| 06F61h |  |  |  |  |
| 06F62h |  |  |  |  |
| 06F63h |  |  |  |  |
| 06F64h |  |  |  |  |
| 06F65h |  |  |  |  |
| 06F66h |  |  |  |  |
| 06F67h |  |  |  |  |
| 06F68h |  |  |  |  |
| 06F69h |  |  |  |  |
| 06F6Ah |  |  |  |  |
| 06F6Bh |  |  |  |  |
| 06F6Ch |  |  |  |  |
| 06F6Dh |  |  |  |  |
| 06F6Eh |  |  |  |  |
| 06F6Fh |  |  |  |  |
| 06F70h |  |  |  |  |
| 06F71h |  |  |  |  |
| 06F72h |  |  |  |  |
| 06F73h |  |  |  |  |
| 06F74h |  |  |  |  |
| 06F75h |  |  |  |  |
| 06F76h |  |  |  |  |
| 06F77h |  |  |  |  |
| 06F78h |  |  |  |  |
| 06F79h |  |  |  |  |
| 06F7Ah |  |  |  |  |
| 06F7Bh |  |  |  |  |
| 06F7Ch |  |  |  |  |
| 06F7Dh |  |  |  |  |
| 06F7Eh | CANISR_0 | CAN_0 Interrupt Status Register | 00h |  |
| 06F7Fh | CANIE_0 | CAN_0 Interrupt Control Register | 00h |  |
| $\begin{aligned} & \text { 06F80h } \\ & \text { to } \\ & \text { 06FFFh } \end{aligned}$ |  |  |  |  |
| X: Undefined Note: <br> 1. The | blank areas a | erved. No access is allowed. |  |  |

## Table 3.23 ID Code Area, Option Function Select Area

| Address | Symbol | Area Name | After Reset | Address size |
| :---: | :---: | :---: | :---: | :---: |
| : |  |  |  |  |
| OFFDBh | OFS2 | Option Function Select Register 2 | (Note 1) |  |
| $:$ l |  |  |  |  |
| OFFDFh | ID1 |  | (Note 2) |  |
| : |  |  |  |  |
| OFFE3h | ID2 |  | (Note 2) |  |
| : |  |  |  |  |
| OFFEBh | ID3 |  | (Note 2) |  |
| : |  |  |  |  |
| OFFEFh | ID4 |  | (Note 2) |  |
| : |  |  |  |  |
| OFFF3h | ID5 |  | (Note 2) |  |
| : |  |  |  |  |
| 0FFF7h | ID6 |  | (Note 2) |  |
| : |  |  |  |  |
| 0FFFBh | ID7 |  | (Note 2) |  |
| : |  |  |  |  |
| 0FFFFh | OFS | Option Function Select Register | (Note 1) |  |

Notes:

1. The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

Do not perform any additional writes to the option function select area. Erasing the block including the option function select area sets the option function select area to FFh.
2. The ID code area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not perform any additional writes to the ID code area. Erasing the block including the ID code area sets the ID code area to FFh.

## 4. Electrical Characteristics

### 4.1 Absolute Maximum Ratings

Table 4.1 Absolute Maximum Ratings

| Symbol | Parameter | Condition | Rated Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc/AVcc | Supply voltage |  | -0.3 to 6.5 | V |
| VI | Input voltage (1) |  | -0.3 to Vcc + 0.3 | V |
| IIN | Input current (1) | (2, 3, 4) | -4 to 4 | mA |
| Vo | Output voltage |  | -0.3 to Vcc +0.3 | V |
| Pd | Power dissipation | $-40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C}$ | 300 | mW |
|  |  | $85^{\circ} \mathrm{C}<\mathrm{Topr} \leq 125^{\circ} \mathrm{C}$ | 125 | mW |
| Topr | Operating ambient temperature |  | -40 to 85 (J version)/ -40 to 125 (K version) | ${ }^{\circ} \mathrm{C}$ |
| Tstg | Storage temperature |  | -65 to 150 | ${ }^{\circ} \mathrm{C}$ |

Notes:

1. Meet the specified range for the input voltage or the input current.
2. Applicable ports: P0 to P2, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5, and P6.
3. The total input current must be 12 mA or less.
4. The input current may cause the MCU to be powered on and operate even if no voltage is supplied to Vcc. When a voltage is supplied to Vcc, the input current may cause the supply voltage to rise. Since operations in any cases other than above are not guaranteed, use the power supply circuit in the system to ensure the supply voltage for the MCU is stable within the specified range.

### 4.2 Recommended Operating Conditions

Table 4.2 Recommended Operating Conditions (1)
(Vcc = 2.7 V to 5.5 V , Topr $=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}(\mathrm{J}$ version)/
$-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified)

| Symbol | Parameter |  |  |  | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | Min. | Typ. | Max. |  |
| Vcc/AVcc | Supply voltage |  |  |  |  |  | 2.7 | - | 5.5 | V |
| Vss/AVss | Supply voltage |  |  |  |  | - | 0 | - | V |
| VIH | Input high voltage | Other than CMOS input |  |  |  | 0.8 Vcc | - | Vcc | V |
|  |  | CMOS input | Input level switching function (I/O port) | Input level selection: 0.35 Vcc | $4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0.5 Vcc | - | Vcc | V |
|  |  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 0.55 Vcc | - | Vcc | V |
|  |  |  |  | Input level selection: 0.5 Vcc | $4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0.65 Vcc | - | Vcc | V |
|  |  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 0.7 Vcc | - | Vcc | V |
|  |  |  |  | Input level selection: <br> 0.7 Vcc | $4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0.85 Vcc | - | Vcc | V |
|  |  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 0.85 Vcc | - | Vcc | V |
|  |  | External clock input (XOUT) |  |  |  | 1.2 | - | Vcc | V |
| VIL | Input low voltage | Other than CMOS input |  |  |  | 0 | - | 0.2 Vcc | V |
|  |  | CMOS input | Input level switching function (I/O port) | Input level selection: 0.35 Vcc | $4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0 | - | 0.2 Vcc | V |
|  |  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 0 | - | 0.2 Vcc | V |
|  |  |  |  | Input level selection: 0.5 Vcc | $4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0 | - | 0.4 Vcc | V |
|  |  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 0 | - | 0.3 Vcc | V |
|  |  |  |  | Input level selection: 0.7 Vcc | $4.0 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 0 | - | 0.55 Vcc | V |
|  |  |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.0 \mathrm{~V}$ | 0 | - | 0.45 Vcc | V |
|  |  | External clock input (XOUT) |  |  |  | 0 | - | 0.4 | V |
| IOH(sum) | Peak sum output high current |  | Sum of all pins IOH(peak) |  |  | - | - | -80 | mA |
| IOH(sum) | Average sum output high current |  | Sum of all pins IOH(avg) |  |  | - | - | -40 | mA |
| IOH(peak) | Peak output high current |  | When drive | apacity is low |  | - | - | -10 | mA |
|  |  |  | When drive | capacity is high |  | - | - | -40 | mA |
| IOH(avg) | Average output high current |  | When drive | apacity is low |  | - | - | -5 | mA |
|  |  |  | When drive | capacity is high |  | - | - | -20 | mA |
| IOL(sum) | Peak sum current | put low | Sum of all p | S loL(peak) |  | - | - | 80 | mA |
| IOL(sum) | Average s current | output low | Sum of all p | S IOL(avg) |  | - | - | 40 | mA |
| IOL(peak) | Peak output low current |  | When drive | apacity is low |  | - | - | 10 | mA |
|  |  |  | When drive | capacity is high |  | - | - | 40 | mA |
| IOL(avg) | Average output low current |  | When drive | apacity is low |  | - | - | 5 | mA |
|  |  |  | When drive | capacity is high |  | - | - | 20 | mA |
| f (XIN) | XIN clock input oscillation frequency |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 20 | MHz |
| f (PLL) | PLL clock frequency |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 10 | - | 32 | MHz |
| fHOCO | Count source for timer RC and timer RD |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 32 | - | 40 | MHz |
| fHOCO-F | fHOCO-F frequency |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 20 | MHz |
| - | System clock frequency |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 32 | MHz |
| f(BCLK) | CPU clock frequency |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 32 | MHz |
| tSU(PLL) | PLL frequency synthesizer stabilization wait time |  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 1 | ms |

Note:

1. The average output current indicates the average value of current measured during 100 ms .


Figure 4.1 Timing Measurement Circuit for Ports P0 to P2, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_7, P6 and P9_4 to P9_7

Table 4.3 Recommended Operating Conditions (2)
(Vcc = 4.5 V to 5.5 V , Topr $=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ( J version) $/-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified)

| Symbol | Parameter |  | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| IIC(H) | Input high injection current | $\begin{aligned} & \text { P0, P1, P2, P3_0, P3_1, } \\ & \text { P3_3 to P3_5, P3_7, } \\ & \text { P4_3 to P4_5, P6 } \end{aligned}$ |  | VI > Vcc | - | - | 2 | mA |
| IIC(L) | Input low injection current | $\begin{aligned} & \text { P0, P1, P2, P3_0, P3_1, } \\ & \text { P3_3 to P3_5, P3_7, } \\ & \text { P4_3 to P4_5, P6 } \end{aligned}$ | VI < Vss | - | - | -2 | mA |
| $\Sigma$ [IIC] | Total injection current |  |  | - | - | 8 | mA |

Table 4.4 Recommended Operating Conditions (3)
(Vcc = 2.7 V to 5.5 V , Topr $=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ( J version) $/-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified)

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vr(VCC) | Allowable power supply ripple voltage (1) |  | - | - | 0.1Vcc | V |
| dVr(VCC)/dt | Power supply ripple falling gradient (1) |  | - | - | 10 | V/ms |

Note:

1. The power supply ripple must meet either or both $\operatorname{Vr}(\mathrm{VCC})$ and $\mathrm{d} \mathrm{Vr}(\mathrm{VCC}) / \mathrm{dt}$


Figure 4.2 Power Supply Ripple Waveform

### 4.3 Peripheral Function Characteristics

Table 4.5 A/D Converter Characteristics
(Vcc/AVcc $=$ Vref $=2.7 \mathrm{~V}$ to 5.5 V , Vss $=0 \mathrm{~V}$, Topr $=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}(\mathrm{J}$ version)/ $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified)

| Symbol | Parameter |  | Conditions |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Resolution |  |  |  | Vref = AVcc |  | - | - | 10 | Bit |
| - | Absolute accuracy | 10-bit mode | Vref $=$ AVcc $=5.0 \mathrm{~V}$ | AN0 to AN11 input | - | - | $\pm 3$ | LSB |
|  |  |  | Vref $=\mathrm{AVcc}=3.3 \mathrm{~V}$ | AN0 to AN11 input | - | - | $\pm 5$ | LSB |
|  |  |  | Vref $=\mathrm{AVcc}=3.0 \mathrm{~V}$ | AN0 to AN11 input | - | - | $\pm 5$ | LSB |
|  |  | 8-bit mode | Vref $=\mathrm{AVcc}=5.0 \mathrm{~V}$ | AN0 to AN11 input | - | - | $\pm 2$ | LSB |
|  |  |  | Vref $=$ AVcc $=3.3 \mathrm{~V}$ | AN0 to AN11 input | - | - | $\pm 2$ | LSB |
|  |  |  | Vref $=\mathrm{AVcc}=3.0 \mathrm{~V}$ | AN0 to AN11 input | - | - | $\pm 2$ | LSB |
| фAD | A/D conversion clock |  | $4.0 \mathrm{~V} \leq \mathrm{V}_{\text {ref }}=\mathrm{AVcc} \leq 5.5 \mathrm{~V}{ }^{(1)}$ |  | 2 | - | 20 | MHz |
|  |  |  | $3.2 \mathrm{~V} \leq \mathrm{V}_{\text {ref }}=\mathrm{AVcc} \leq 5.5 \mathrm{~V}$ (1) |  | 2 | - | 16 | MHz |
|  |  |  | $2.7 \mathrm{~V} \leq \mathrm{Vref}=\mathrm{AVcc} \leq 5.5 \mathrm{~V}$ (1) |  | 2 | - | 10 | MHz |
| - | Tolerance level impedance |  |  |  | - | 3 | - | k $\Omega$ |
| Ivref | Vref current |  | $\mathrm{Vcc}=5 \mathrm{~V}, \mathrm{XIN}=\mathrm{f} 1=$ | = fAD $=20 \mathrm{MHz}$ | - | 45 | - | $\mu \mathrm{A}$ |
| tCONV | Conversion time | 10-bit mode | Vref $=\mathrm{AVcc}=5.0 \mathrm{~V}$, | ¢AD $=20 \mathrm{MHz}$ | 2.2 | - | - | $\mu \mathrm{s}$ |
|  |  | 8-bit mode | Vref $=\mathrm{AVcc}=5.0 \mathrm{~V}$, $\phi$ | ¢AD $=20 \mathrm{MHz}$ | 2.2 | - | - | $\mu \mathrm{s}$ |
| tSAMP | Sampling time |  | $\phi A D=20 \mathrm{MHz}$ |  | 0.8 | - | - | $\mu \mathrm{s}$ |
| Vref | Reference voltage |  |  |  | 2.7 | - | AVcc | V |
| VIA | Analog input voltage (2) |  |  |  | 0 | - | Vref | V |
| OCVREF | On-chip reference voltage |  | $2 \mathrm{MHz} \leq \phi \mathrm{AD} \leq 4 \mathrm{MHz}$ |  | 1.14 | 1.34 | 1.54 | V |

Notes:

1. If the CPU and the flash memory stop, the A/D conversion result will be undefined.
2. When the analog input voltage exceeds the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 4.6 Comparator B Characteristics
(Vcc = 2.7 V to 5.5 V , $\mathrm{Topr}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (J version) $/-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified)

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vref | IVREF1, IVREF3 input reference voltage |  | 0 | - | Vcc-1.4 | V |
| VI | IVCMP1, IVCMP3 input voltage |  | -0.3 | - | Vcc + 0.3 | V |
| - | Offset |  | - | 5 | 100 | mV |
| td | Comparator output delay time ${ }^{(1)}$ | V I $=$ Vref $\pm 100 \mathrm{mV}$ | - | 0.1 | - | $\mu \mathrm{s}$ |
| ICMP | Comparator operating current | $\mathrm{Vcc}=5.0 \mathrm{~V}$ | - | 17.5 | - | $\mu \mathrm{A}$ |

Note:

1. When the digital filter is not selected.

Table 4.7 Flash Memory (Program ROM) Characteristics
(Vcc $=2.7 \mathrm{~V}$ to 5.5 V , Topr $=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}\left(\mathrm{J}\right.$ version) $/-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version),
unless otherwise specified) unless otherwise specified)

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Program/erase endurance ${ }^{(1)}$ | MCU with data flash | 1,000 (2) | - | - | times |
|  |  | MCU without data flash | $100{ }^{(2)}$ | - | - | times |
| - | Byte program time (Program and erase endurance $\leq 100$ times) |  | - | - | - | $\mu \mathrm{s}$ |
| - | Byte program time (Program and erase endurance $\leq 1,000$ times) |  | - | - | - | $\mu \mathrm{s}$ |
| - | Word program time (Program and erase endurance $\leq 100$ times) | $\begin{aligned} & \text { Topr }=25^{\circ} \mathrm{C}, \\ & \text { Vcc }=5.0 \mathrm{~V} \end{aligned}$ | - | 100 | 200 | $\mu \mathrm{s}$ |
| - | Word program time (Program and erase endurance $\leq 100$ times) |  | - | 100 | 400 | $\mu \mathrm{s}$ |
| - | Word program time (Program and erase endurance $\leq 1,000$ times) |  | - | 100 | 650 | $\mu \mathrm{s}$ |
| - | Block erase time |  | - | 0.3 | 4 | s |
| td(SR-SUS) | Time delay from suspend request until suspend |  | - | - | $\begin{gathered} \hline 5+\text { CPU clock } \\ \times 3 \text { cycles } \end{gathered}$ | ms |
| - | Interval from erase start/restart until following suspend request |  | 0 | - | - | $\mu \mathrm{s}$ |
| - | Time from suspend until erase restart |  | - | - | $\begin{gathered} 30+\text { CPU clock } \\ \times 1 \text { cycle } \end{gathered}$ | $\mu \mathrm{s}$ |
| td(CMDRST -READY) | Time from when command is forcibly terminated until reading is enabled |  | - | - | $\begin{aligned} 30 & + \text { CPU clock } \\ & \times 1 \text { cycle } \end{aligned}$ | $\mu \mathrm{s}$ |
| - | Program, erase voltage |  | 2.7 | - | 5.5 | V |
| - | Read voltage |  | 2.7 | - | 5.5 | V |
| - | Program, erase temperature |  | -40 | - | 85 (J version) 125 (K version) | ${ }^{\circ} \mathrm{C}$ |
| - | Data hold time | Ambient temperature $=55^{\circ} \mathrm{C}(6)$ | 20 | - | - | year |

Notes:

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is $n(n=100$ or 1,000$)$, each block can be erased $n$ times. For example, if 1,0241 byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
6. The data hold time includes 3,000 hours under an environment of ambient temperature $125^{\circ} \mathrm{C}$ and 7,000 hours under an environment of ambient temperature $85^{\circ} \mathrm{C}$.

Table 4.8 Flash Memory (Data flash Block A to Block D) Characteristics (Vcc = 2.7 V to 5.5 V , Topr $=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (J version) $/-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified)

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | Program/erase endurance (1) |  | 10,000 (2) | - | - | times |
| - | Byte program time (Program and erase endurance $\leq 1,000$ times) |  | - | 160 | 950 | $\mu \mathrm{s}$ |
| - | Byte program time <br> (Program and erase endurance $>1,000$ times) |  | - | 300 | 950 | $\mu \mathrm{s}$ |
| - | Block erase time (Program and erase endurance $\leq 1,000$ times) |  | - | 0.2 | 1 | S |
| - | Block erase time (Program and erase endurance $>1,000$ times) |  | - | 0.3 | 1 | S |
| td(SR-SUS) | Time delay from suspend request until suspend |  | - | - | $\begin{gathered} \hline 3+\text { CPU clock } \\ \times 3 \text { cycles } \end{gathered}$ | ms |
| - | Interval from erase start/restart until following suspend request |  | 0 | - | - | $\mu \mathrm{s}$ |
| - | Time from suspend until erase restart |  | - | - | $\begin{gathered} 30+\text { CPU clock } \\ \times 1 \text { cycle } \end{gathered}$ | $\mu \mathrm{s}$ |
| td(CMDRST -READY) | Time from when command is forcibly terminated until reading is enabled |  | - | - | $\begin{gathered} 30+\text { CPU clock } \\ \times 1 \text { cycle } \end{gathered}$ | $\mu \mathrm{s}$ |
| - | Program, erase voltage |  | 2.7 | - | 5.5 | V |
| - | Read voltage |  | 2.7 | - | 5.5 | V |
| - | Program, erase temperature |  | -40 | - | $\begin{gathered} \hline 85 \text { (J ver.) } \\ 125 \text { (K ver.) } \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |
| - | Data hold time | Ambient temperature $=55^{\circ} \mathrm{C}$ | 20 | - | - | year |

Notes:

1. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.
If the programming and erasure endurance is $n(n=100,1,000$ or 10,000 ), each block can be erased $n$ times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
2. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
3. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks $A$ to $D$ can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
4. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
5. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
6. The data hold time includes 3,000 hours under an environment of ambient temperature $125^{\circ} \mathrm{C}$ and 7,000 hours under an environment of ambient temperature $85^{\circ} \mathrm{C}$.


FST6: Bit in FST register
FMR21: Bit in FMR2 register

Figure 4.3 Time Delay from Suspend Request until Suspend

Table 4.9 Voltage Detection 0 Circuit Characteristics
(Measurement conditions: $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 5.5 V , $\mathrm{Topr}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ( J version)/ $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version))

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vdet0 | Voltage detection level Vdet0_2 ${ }^{(1)}$ | When Vcc falls | 2.70 | 2.85 | 3.05 | V |
|  | Voltage detection level Vdet0_3 ${ }^{(1)}$ | When Vcc falls | 3.55 | 3.80 | 4.05 | V |
| - | Voltage detection 0 circuit response time (2) | At the falling of Vcc from 5 V to (Vdet0 - 0.1) V | - | 6 | 150 | $\mu \mathrm{s}$ |
| - | Voltage detection circuit self power consumption | VCA25 = 1, Vcc $=5.0 \mathrm{~V}$ | - | 1.5 | - | $\mu \mathrm{A}$ |
| $\operatorname{td}(\mathrm{E}-\mathrm{A})$ | Waiting time until voltage detection circuit operation starts (3) |  | - | - | 100 | $\mu \mathrm{s}$ |

Notes:

1. The voltage detection level must be selected with bits VDSELO and VDSEL1 in the OFS register
2. Time until the voltage monitor 0 reset is generated after the voltage passes Vdeto.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0 .

Table 4.10 Voltage Detection 1 Circuit Characteristics
(Measurement conditions: Vcc $=2.7 \mathrm{~V}$ to 5.5 V , Topr $=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ( J version)/ $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version))

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vdet1 | Voltage detection level Vdet1_7 ${ }^{(1)}$ | When Vcc falls | 2.95 | 3.25 | 3.55 | V |
|  | Voltage detection level Vdet1_8 ${ }^{(1)}$ | When Vcc falls | 3.10 | 3.40 | 3.70 | V |
|  | Voltage detection level Vdet1_9 ${ }^{(1)}$ | When Vcc falls | 3.25 | 3.55 | 3.85 | V |
|  | Voltage detection level Vdet1_A (1) | When Vcc falls | 3.40 | 3.70 | 4.00 | V |
|  | Voltage detection level Vdet1_B ${ }^{(1)}$ | When Vcc falls | 3.55 | 3.85 | 4.15 | V |
|  | Voltage detection level Vdet1_C ${ }^{(1)}$ | When Vcc falls | 3.70 | 4.00 | 4.30 | V |
|  | Voltage detection level Vdet1_D ${ }^{(1)}$ | When Vcc falls | 3.85 | 4.15 | 4.45 | V |
|  | Voltage detection level Vdet1_E (1) | When Vcc falls | 4.00 | 4.30 | 4.60 | V |
|  | Voltage detection level Vdet1_F ${ }^{(1)}$ | When Vcc falls | 4.15 | 4.45 | 4.75 | V |
| - | Hysteresis width at the rising of Vcc in voltage detection 1 circuit |  | - | 0.10 | - | V |
| - | Voltage detection 1 circuit response time ${ }^{(2)}$ | At the falling of Vcc from 5 V to (Vdet1 - 0.1) V | - | 60 | 150 | $\mu \mathrm{s}$ |
| - | Voltage detection circuit self power consumption | VCA26 = 1, Vcc $=5.0 \mathrm{~V}$ | - | 1.7 | - | $\mu \mathrm{A}$ |
| $\operatorname{td}(\mathrm{E}-\mathrm{A})$ | Waiting time until voltage detection circuit operation starts (3) |  | - | - | 100 | $\mu \mathrm{s}$ |

Notes:

1. Select the voltage detection level with bits VD1S0 to VD1S3 in the VD1LS register.
2. Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
3. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0 .

Table 4.11 Voltage Detection 2 Circuit Characteristics
(Measurement conditions: Vcc $=2.7 \mathrm{~V}$ to 5.5 V , Topr $=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ( J version)/ $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version))

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Vdet2 | Voltage detection level Vdet2_0 | When Vcc falls | 3.70 | 4.00 | 4.30 | V |
| - | Hysteresis width at the rising of Vcc in <br> voltage detection 2 circuit |  | - | 0.1 | - | $\mu \mathrm{s}$ |
| - | Voltage detection 2 circuit response time (1) | At the falling of Vcc from 5 V <br> to (Vdet2_0 - 0.1) V | - | 20 | 150 | $\mu \mathrm{~s}$ |
| - | Voltage detection circuit self power <br> consumption | VCA27 =1, Vcc $=5.0 \mathrm{~V}$ | - | 1.7 | - | $\mu \mathrm{A}$ |
| td(E-A) | Waiting time until voltage detection circuit <br> operation starts (2) |  | - | - | 100 | $\mu \mathrm{~s}$ |

Notes:

1. Time until the voltage monitor 2 interrupt request is generated after the voltage passes $V$ det 2 .
2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0 .

Table 4.12 Power-On Reset Circuit Characteristics (1)
(Measurement conditions: Topr $=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ( J version)/
$-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version))

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| trth | External power VCC rise gradient |  | 0 | - | 50,000 | mV/msec |

Note:

1. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0 .


Figure $4.4 \quad$ Power-on Reset Circuit Characteristics

Table 4.13 High-Speed On-Chip Oscillator Circuit Characteristics

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| - | High-speed on-chip oscillator frequency after reset | $\begin{aligned} & \text { Vcc }=2.7 \mathrm{~V} \text { to } 5.5 \mathrm{~V}, \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 85^{\circ} \mathrm{C} \\ & (\mathrm{~J} \text { version) } \\ & -40^{\circ} \mathrm{C} \leq \mathrm{Topr} \leq 125^{\circ} \mathrm{C} \\ & \text { (K version) } \end{aligned}$ | - | 40 | - | MHz |
|  | High-speed on-chip oscillator frequency when 01b is written to bits FRA25 and FRA24 in the FRA2 register (1) |  | - | 36.864 | - | MHz |
|  | High-speed on-chip oscillator frequency when 10b is written to bits FRA25 and FRA24 in the FRA2 register |  | - | 32 | - | MHz |
|  | High-speed on-chip oscillator frequency temperature and power supply voltage dependency (2) |  | - 1.5 | - | 1.5 | \% |
| - | Oscillation stability time | $\mathrm{Vcc}=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 250 | - | $\mu \mathrm{s}$ |
| - | Self power consumption at oscillation | $\mathrm{Vcc}=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 400 | - | $\mu \mathrm{A}$ |

Notes:

1. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be $0 \%$ when the serial interface is used in UART mode.
2. This indicates the precision error for the oscillation frequency of the high-speed on-chip oscillator.

Table 4.14 Low-Speed On-Chip Oscillator Circuit Characteristics
(Measurement conditions: Vcc $=2.7 \mathrm{~V}$ to 5.5 V , $\mathrm{Topr}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ( J version)/ $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version))

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| fLOCO | Low-speed on-chip oscillator frequency | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.2 \mathrm{~V}$ | 106.25 | 125 | 143.75 | kHz |
|  |  | $4.2 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 112.5 | 125 | 137.5 | kHz |
| fLOCOWDT | Low-speed on-chip oscillator frequency <br> for the watchdog timer | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.2 \mathrm{~V}$ | 106.25 | 125 | 143.75 | kHz |
|  | $4.2 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 112.5 | 125 | 137.5 | kHz |  |
| - | Oscillation stability time | $\mathrm{Vcc}=5.0 \mathrm{~V}, \mathrm{Topr}=25^{\circ} \mathrm{C}$ | - | 30 | 100 | $\mu \mathrm{~s}$ |
| - | Self power consumption at oscillation | Vcc $=5.0 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ | - | 3 | - | $\mu \mathrm{A}$ |

Table 4.15 Power Supply Circuit Characteristics
(Measurement conditions: Vcc $=2.7 \mathrm{~V}$ to 5.5 V , Topr $=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ( J version)/ $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version))

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| td(P-R) | Time for internal power supply <br> stabilization during power-on (1) |  | - | - | 2,000 | $\mu \mathrm{~s}$ |

Note:

1. Waiting time until the internal power supply generation circuit stabilizes during power-on.

### 4.4 DC Characteristics

Table 4.16 DC Characteristics (1) $[4.2 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}]$
(Vcc = 4.2 V to 5.5 V , Topr $=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (J version)/ $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version),
$\mathrm{f}(\mathrm{XIN})=20 \mathrm{MHz}$, unless otherwise specified)

| Symbol | Parameter |  | Conditions |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VoH | Output high voltage | Other than XOUT |  |  | Drive capacity is high | $\mathrm{IOH}=-20 \mathrm{~mA}$ | Vcc - 2.0 | - | Vcc | V |
|  |  |  | Drive capacity is low | $\mathrm{IOH}=-5 \mathrm{~mA}$ | Vcc - 2.0 | - | Vcc | V |
|  |  |  |  | $\mathrm{IOH}=-200 \mu \mathrm{~A}$ | Vcc-0.3 | - | Vcc | V |
|  |  | XOUT |  | $\mathrm{IOH}=-200 \mu \mathrm{~A}$ | 1.0 | - | Vcc | V |
| Vol | Output low voltage | Other than XOUT | Drive capacity is high | $\mathrm{loL}=20 \mathrm{~mA}$ | - | - | 2.0 | V |
|  |  |  | Drive capacity is low | $\mathrm{IOL}=5 \mathrm{~mA}$ | - | - | 2.0 | V |
|  |  |  |  | IOL $=200 \mu \mathrm{~A}$ | - | - | 0.45 | V |
|  |  | XOUT |  | IOL $=200 \mu \mathrm{~A}$ | - | - | 0.5 | V |
| $\mathrm{V}_{\text {T+--VT- }}$ | Hysteresis | ```\(\overline{\mathrm{INT0}}\) to \(\overline{\mathrm{INT} 4}, \overline{\mathrm{KIO}}\) to \(\overline{\mathrm{KI} 3}\), TRJIO_0, TRJIO_1, TRCCLK_0, TRCCLK_1, TRCTRG_0, TRCTRG_1, TRCIOA_0, TRCIOB_0, TRCIOC_0, TRCIOD_0, TRDIOA0_0, TRDIOA1_0, TRDIOB0_0, TRDIOB1_0, TRDIOC0_0, TRDIOC1_0, TRDIOD0_0, TRDIOD1_0, TRDCLK_0, CLK_0, CLK_1, RXD_0, RXD_1, CTS2, RXD2, SCL_0, SCL_1, SDA_0, SDA_1, SSI_0, SSI_1, SCS_0, SCS_1, SSCK_0, SSCK_1, SSO_0, SSO_1``` | $\mathrm{Vcc}=5.0 \mathrm{~V}$ |  | 0.1 | 1.2 | - | V |
|  |  | RESET | $\mathrm{Vcc}=5.0 \mathrm{~V}$ |  | 0.1 | 1.2 | - | V |
| IIH | Input high current |  | V I $=5.0 \mathrm{~V}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  | - | - | 1.0 | $\mu \mathrm{A}$ |
| IIL | Input low current |  | V I $=0 \mathrm{~V}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  | - | - | -1.0 | $\mu \mathrm{A}$ |
| Rpullup | Pull-up resistance |  | V = $0 \mathrm{~V}, \mathrm{Vcc}=5.0 \mathrm{~V}$ |  | 25 | 50 | 100 | $\mathrm{k} \Omega$ |
| Rfxin | Feedback resistance | XIN |  |  | - | 0.3 | - | $\mathrm{M} \Omega$ |
| VRam | RAM hold voltage |  | During stop mode |  | 2.0 | - | - | V |

Table 4.17 DC Characteristics (2) [3.3 V $\leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}]$
(Topr $=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ( J version), unless otherwise specified)

| Symbol | Parameter | Conditions |  |  |  |  |  |  |  | Standard (4) |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Oscillation | On-Chip Oscillator |  | Multiplication, Division | CPU clock | Low-PowerConsumption Setting | Other | Min. | Typ. | Max. |  |
|  |  |  | XIN ${ }^{(2)}$ | HighSpeed | LowSpeed |  |  |  |  |  |  |  |  |
| Icc | Power supply current (1) | PLL operating mode | 4 MHz | Off | 125 kHz | Multiply-by-8 | 32 MHz | - |  | - | 14.0 | 21 | mA |
|  |  | High-speed clock mode | 20 MHz | Off | 125 kHz | No division | 20 MHz | - |  | - | 8.2 | 16.4 | mA |
|  |  |  | 16 MHz | Off | 125 kHz | No division | 16 MHz | - |  | - | 6.7 | 13.4 | mA |
|  |  |  | 10 MHz | Off | 125 kHz | No division | 10 MHz | - |  | - | 4.4 | - | mA |
|  |  |  | 20 MHz | Off | 125 kHz | Multiply-by-8 | 2.5 MHz | - |  | - | 3.6 | - | mA |
|  |  |  | 16 MHz | Off | 125 kHz | Multiply-by-8 | 2 MHz | - |  | - | 2.9 | - | mA |
|  |  |  | 10 MHz | Off | 125 kHz | Multiply-by-8 | 1.25 MHz | - |  | - | 2.0 | - | mA |
|  |  | High-speed onchip oscillator mode | Off | $20 \mathrm{MHz}{ }^{(3)}$ | 125 kHz | No division | 20 MHz | - |  | - | 8.7 | 17.4 | mA |
|  |  |  | Off | $20 \mathrm{MHz}{ }^{(3)}$ | 125 kHz | Divide-by-8 | 2.5 MHz | - |  | - | 4.1 | - | mA |
|  |  |  | Off | $4 \mathrm{MHz}{ }^{(3)}$ | 125 kHz | Divide-by-16 | 250 MHz | $\begin{aligned} & \text { MSTIIC = } 1 \\ & \text { MSTTRD = } 1 \\ & \text { MSTTRC }=1 \end{aligned}$ |  | - | 1.4 | - | mA |
|  |  | Low-speed onchip oscillator mode | Off | Off | 125 kHz | Divide-by-8 | 15.625 MHz | $\begin{aligned} & \text { FMR27 = } 1 \\ & \text { SVC0 =0 } \end{aligned}$ |  | - | 100 | 200 | $\mu \mathrm{A}$ |
|  |  | Wait mode | Off | Off | 125 kHz | - | - | $\begin{aligned} & \text { VCA27 }=0 \\ & \text { VCA26 }=0 \\ & \text { VCA25 }=0 \\ & \text { SVC0 }=1 \end{aligned}$ | While a WAIT instruction is executed Peripheral clock operation | - | 15 | 120 | $\mu \mathrm{A}$ |
|  |  |  | Off | Off | 125 kHz | - | - | $\begin{aligned} & \text { VCA27 }=0 \\ & \text { VCA26 }=0 \\ & \text { VCA25 }=0 \\ & \text { SVC0 }=1 \end{aligned}$ | While a WAIT instruction is executed Peripheral clock off | - | 5 | 110 | $\mu \mathrm{A}$ |
|  |  | Stop mode | Off | Off | Off | - | - | $\begin{aligned} & \text { VCA27 }=0 \\ & \text { VCA26 }=0 \\ & \text { VCA25 }=0 \\ & \text { CM10 }=1 \end{aligned}$ | Topr $=25^{\circ} \mathrm{C}$ <br> Peripheral clock off | - | 2.5 | 5.0 | $\mu \mathrm{A}$ |
|  |  |  | Off | Off | Off | - | - | $\begin{aligned} & \text { VCA27 }=0 \\ & \text { VCA26 }=0 \\ & \text { VCA25 }=0 \\ & \text { CM10 }=1 \end{aligned}$ | $\begin{aligned} & \text { Topr }=85^{\circ} \mathrm{C} \\ & \text { Peripheral clock off } \end{aligned}$ | - | 30.0 | - | $\mu \mathrm{A}$ |

Notes:

1. $\mathrm{Vcc}=3.3 \mathrm{~V}$ to 5.5 V , single-chip mode, output pins are open, and other pins are Vss.
2. XIN is set to square wave input.
3. fHOCO-F
4. The typical value (Typ.) indicates the current value when the CPU and the memory operate.

The maximum value (Max.) indicates the current value when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

Table 4.18 DC Characteristics (3) [3.3 V $\leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}]$
(Topr $=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version), unless otherwise specified)

| Symbol | Parameter |  | Conditions |  |  |  |  |  |  | Standard (4) |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Oscillation | On-Chip Oscillator |  | Multiplication, Division | CPU clock | Low-Power- <br> Consumption <br> Setting | Other | Min. | Typ. | Max. |  |
|  |  |  | XIN ${ }^{(2)}$ | HighSpeed | $\begin{aligned} & \text { Low- } \\ & \text { Speed } \end{aligned}$ |  |  |  |  |  |  |  |  |
| ICC | Power supply current ${ }^{(1)}$ | PLL operating mode | 4 MHz | Off | 125 kHz | Multiply-by-8 | 32 MHz | - |  | - | 14.0 | 21 | mA |
|  |  | High-speed clock mode | 20 MHz | Off | 125 kHz | No division | 20 MHz | - |  | - | 8.2 | 16.4 | mA |
|  |  |  | 16 MHz | Off | 125 kHz | No division | 16 MHz | - |  | - | 6.7 | 13.4 | mA |
|  |  |  | 10 MHz | Off | 125 kHz | No division | 10 MHz | - |  | - | 4.4 | - | mA |
|  |  |  | 20 MHz | Off | 125 kHz | Multiply-by-8 | 2.5 MHz | - |  | - | 3.6 | - | mA |
|  |  |  | 16 MHz | Off | 125 kHz | Multiply-by-8 | 2 MHz | - |  | - | 2.9 | - | mA |
|  |  |  | 10 MHz | Off | 125 kHz | Multiply-by-8 | 1.25 MHz | - |  | - | 2.0 | - | mA |
|  |  | High-speed onchip oscillator mode | Off | $20 \mathrm{MHz}{ }^{(3)}$ | 125 kHz | No division | 20 MHz | - |  | - | 8.7 | 17.4 | mA |
|  |  |  | Off | $20 \mathrm{MHz}{ }^{(3)}$ | 125 kHz | Divide-by-8 | 2.5 MHz | - |  | - | 4.1 | - | mA |
|  |  |  | Off | $4 \mathrm{MHz}{ }^{(3)}$ | 125 kHz | Divide-by-16 | 250 MHz | $\begin{aligned} & \text { MSTIIC = } \\ & \text { MSTTRD }=1 \\ & \text { MSTTRC }=1 \end{aligned}$ |  | - | 1.4 | - | mA |
|  |  | Low-speed onchip oscillator mode | Off | Off | 125 kHz | Divide-by-8 | 15.625 MHz | $\begin{aligned} & \text { FMR27 = 1 } \\ & \text { SVC0 = } \end{aligned}$ |  | - | 100 | 400 | $\mu \mathrm{A}$ |
|  |  | Wait mode | Off | Off | 125 kHz | - | - | $\begin{aligned} & \text { VCA27 }=0 \\ & \text { VCA26 }=0 \\ & \text { VCA2 }=0 \\ & \text { SVC0 }=1 \\ & \hline \end{aligned}$ | While a WAIT instruction is executed Peripheral clock operation | - | 15 | 330 | $\mu \mathrm{A}$ |
|  |  |  | Off | Off | 125 kHz | - | - | $\begin{aligned} & \text { VCA27 }=0 \\ & \text { VCA26 }=0 \\ & \text { VCA25 }=0 \\ & \text { SVC0 }=1 \end{aligned}$ | While a WAIT instruction is executed Peripheral clock off | - | 5 | 320 | $\mu \mathrm{A}$ |
|  |  | Stop mode | Off | Off | Off | - | - | $\begin{aligned} & \text { VCA27 }=0 \\ & \text { VCA26 }=0 \\ & \text { VCA25 }=0 \\ & \text { CM10 }=1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { Topr }=25^{\circ} \mathrm{C} \\ & \text { Peripheral clock off } \end{aligned}$ | - | 2.5 | 5.0 | $\mu \mathrm{A}$ |
|  |  |  | Off | Off | Off | - | - | $\begin{aligned} & \text { VCA27 }=0 \\ & \text { VCA26 }=0 \\ & \text { VCA25 }=0 \\ & \text { CM10 }=1 \end{aligned}$ | $\begin{aligned} & \begin{array}{l} \text { Topr }=125^{\circ} \mathrm{C} \\ \text { Peripheral clock off } \end{array} \end{aligned}$ | - | 120 | - | $\mu \mathrm{A}$ |

Notes:

1. $\mathrm{Vcc}=3.3 \mathrm{~V}$ to 5.5 V , single-chip mode, output pins are open, and other pins are Vss.
2. XIN is set to square wave input.
3. fHOCO-F
4. The typical value (Typ.) indicates the current value when the CPU and the memory operate.

The maximum value (Max.) indicates the current value when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

Table 4.19 DC Characteristics (4) [2.7 V $\leq$ Vcc $<4.2 \mathrm{~V}]$
(Measurement conditions: $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.2 \mathrm{~V}$, Topr $=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ (J version)/ $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version), $\left.\mathrm{f}(\mathrm{XIN})=10 \mathrm{MHz}\right)$ )

| Symbol | Parameter |  | Conditions |  | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| VOH | Output high voltage | Other than XOUT |  |  | Drive capacity is high | $\mathrm{IOH}=-5 \mathrm{~mA}$ | Vcc-0.5 | - | Vcc | V |
|  |  |  | Drive capacity is low | $\mathrm{IOH}=-1 \mathrm{~mA}$ | Vcc-0.5 | - | Vcc | V |
|  |  | XOUT |  | $\mathrm{IOH}=-200 \mu \mathrm{~A}$ | 1.0 | - | Vcc | V |
| Vol | Output low voltage | Other than XOUT | Drive capacity is high | $\mathrm{IOL}=5 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  |  | Drive capacity is low | $\mathrm{IOL}=1 \mathrm{~mA}$ | - | - | 0.5 | V |
|  |  | XOUT |  | $\mathrm{IOL}=200 \mu \mathrm{~A}$ | - | - | 0.5 | V |
| VT+-VT- | Hysteresis | $\begin{aligned} & \hline \overline{\mathrm{INTO}} \text { to } \overline{\mathrm{INT} 4}, \overline{\mathrm{KIO}} \text { to } \overline{\mathrm{KIJ} 3}, \\ & \text { TRJIO_0, TRJIO_1, } \\ & \text { TRCCLK_0, TRCCLK_1, } \\ & \text { TRCTRG_0, TRCTRG_1, } \\ & \text { TRCIOA_0, TRCIOB_0, } \\ & \text { TRCIOC_0, TRCIOD_0, } \\ & \text { TRDIOAO_0, TRDIOA1_0, } \\ & \text { TRDIOB0_0, TRDIOB1_0, } \\ & \text { TRDIOC0_0, TRDIOC1_0, } \\ & \text { TRDIOD0_0, TRDIOD1_0, } \\ & \text { TRDCLK_0, } \\ & \text { CLK_0, CLK_1, } \\ & \text { RXD_0, RXD_1, } \\ & \overline{\text { CTS2, RXD2, }} \\ & \text { SCL_0, SCL_1, } \\ & \text { SDA_0, SDA_1, } \\ & \text { SSI_0, SSI_1 } \\ & \hline \text { SCS_0, } \overline{\text { SCS_1, }} \\ & \text { SSCK_0, SSCK_1, } \\ & \text { SSO_0, SSO_1 } \end{aligned}$ | $\mathrm{Vcc}=3.0 \mathrm{~V}$ |  | 0.1 | 0.4 | - | V |
|  |  | RESET | $\mathrm{Vcc}=3.0 \mathrm{~V}$ |  | 0.1 | 0.5 | - | V |
| IIH | Input high current |  | $\mathrm{VI}=3.0 \mathrm{~V}, \mathrm{Vcc}=3.0 \mathrm{~V}$ |  | - | - | 1.0 | $\mu \mathrm{A}$ |
| IIL | Input low current |  | V I $=0 \mathrm{~V}, \mathrm{Vcc}=3.0 \mathrm{~V}$ |  | - | - | -1.0 | $\mu \mathrm{A}$ |
| Rpullup | Pull-up resistance |  | V I $=0 \mathrm{~V}$, Vcc $=3.0 \mathrm{~V}$ |  | 42 | 84 | 168 | $\mathrm{k} \Omega$ |
| Rfxin | Feedback resistance | XIN |  |  | - | 0.3 | - | $\mathrm{M} \Omega$ |
| VRam | RAM hold voltage |  | During stop mode |  | 2.0 | - | - | V |

Table 4.20 DC Characteristics (5) [2.7 V $\leq$ Vcc $<\mathbf{3 . 3} \mathrm{V}$ ]
(Topr $=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ( J version), unless otherwise specified)

| Symbol | Parameter |  | Conditions |  |  |  |  |  |  | Standard (4) |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Oscillation | On-Chip Oscillator |  | Multiplication, Division | CPU Clock | Low-Power- <br> Consumption <br> Setting | Other | Min. | Typ. | Max. |  |
|  |  |  | XIN ${ }^{(2)}$ | HighSpeed | $\begin{aligned} & \text { Low- } \\ & \text { Speed } \end{aligned}$ |  |  |  |  |  |  |  |  |
| ICC | Power supply current ${ }^{(1)}$ | PLL operating mode | 4 MHz | Off | 125 kHz | Multiply-by-8 | 32 MHz | - |  | - | 14.0 | 20.5 | mA |
|  |  | High-speed clock mode | 20 MHz | Off | 125 kHz | No division | 20 MHz | - |  | - | 8.2 | 16 | mA |
|  |  |  | 16 MHz | Off | 125 kHz | No division | 16 MHz | - |  | - | 6.7 | 13 | mA |
|  |  |  | 10 MHz | Off | 125 kHz | No division | 10 MHz | - |  | - | 4.4 | - | mA |
|  |  |  | 20 MHz | Off | 125 kHz | Multiply-by-8 | 2.5 MHz | - |  | - | 3.6 | - | mA |
|  |  |  | 16 MHz | Off | 125 kHz | Multiply-by-8 | 2 MHz | - |  | - | 2.9 | - | mA |
|  |  |  | 10 MHz | Off | 125 kHz | Multiply-by-8 | 1.25 MHz | - |  | - | 2.0 | - | mA |
|  |  | High-speed onchip oscillator mode | Off | $20 \mathrm{MHz}{ }^{(3)}$ | 125 kHz | No division | 20 MHz | - |  | - | 8.7 | 17 | mA |
|  |  |  | Off | $20 \mathrm{MHz}{ }^{(3)}$ | 125 kHz | Divide-by-8 | 2.5 MHz | - |  | - | 4.1 | - | mA |
|  |  |  | Off | $4 \mathrm{MHz}{ }^{(3)}$ | 125 kHz | Divide-by-16 | 250 MHz | $\begin{aligned} & \text { MSTIIC = } \\ & \text { MSTTRD }=1 \\ & \text { MSTTRC }=1 \end{aligned}$ |  | - | 1.4 | - | mA |
|  |  | Low-speed onchip oscillator mode | Off | Off | 125 kHz | Divide-by-8 | 15.625 MHz | $\begin{aligned} & \text { FMR27 = } 1 \\ & \text { SVC0 = } \end{aligned}$ |  | - | 100 | 200 | $\mu \mathrm{A}$ |
|  |  | Wait mode | Off | Off | 125 kHz | - | - | $\begin{aligned} & \text { VCA27 }=0 \\ & \text { VCA26 }=0 \\ & \text { VCA25 }=0 \\ & \text { SVCO }=1 \\ & \hline \end{aligned}$ | While a WAIT instruction is executed Peripheral clock operation | - | 15 | 120 | $\mu \mathrm{A}$ |
|  |  |  | Off | Off | 125 kHz | - | - | $\begin{aligned} & \text { VCA27 }=0 \\ & \text { VCA26 }=0 \\ & \text { VCA25 }=0 \\ & \text { SVCC }=1 \\ & \hline \end{aligned}$ | While a WAIT instruction is executed Peripheral clock off | - | 5 | 110 | $\mu \mathrm{A}$ |
|  |  | Stop mode | Off | Off | Off | - | - | $\begin{aligned} & \text { VCA27 }=0 \\ & \text { VCA26 }=0 \\ & \text { VCA25 }=0 \\ & \text { CM10 }=1 \\ & \hline \end{aligned}$ | $\mathrm{Topr}=25^{\circ} \mathrm{C}$ Peripheral clock off | - | 2.5 | 5.0 | $\mu \mathrm{A}$ |
|  |  |  | Off | Off | Off | - | - | $\begin{aligned} & \text { VCA27 }=0 \\ & \text { VCA26 }=0 \\ & \text { VCA25 }=0 \\ & \text { CM10 }=1 \end{aligned}$ | $\mathrm{Topr}=85^{\circ} \mathrm{C}$ <br> Peripheral clock off | - | 30.0 | - | $\mu \mathrm{A}$ |

Notes:

1. $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 3.3 V , single-chip mode, output pins are open, and other pins are Vss .
2. XIN is set to square wave input.
3. fHOCO-F
4. The typical value (Typ.) indicates the current value when the CPU and the memory operate.

The maximum value (Max.) indicates the current value when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

Table 4.21 DC Characteristics (6) [2.7 V $\leq$ Vcc $<3.3 \mathrm{~V}]$
(Topr $=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ ( K version), unless otherwise specified)

| Symbol | Parameter |  | Conditions |  |  |  |  |  |  | Standard (4) |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Oscillation | On-Chip Oscillator |  | Multiplication, Division | CPU Clock | Low-PowerConsumption Setting | Other | Min. | Typ. | Max. |  |
|  |  |  | XIN ${ }^{(2)}$ | HighSpeed | $\begin{aligned} & \text { Low- } \\ & \text { Speed } \end{aligned}$ |  |  |  |  |  |  |  |  |
| ICC | $\begin{aligned} & \text { Power supply } \\ & \text { current (1) } \end{aligned}$ | PLL operating mode | 4 MHz | Off | 125 kHz | Multiply-by-8 | 32 MHz | - |  | - | 14.0 | 20.5 | mA |
|  |  | High-speed clock mode | 20 MHz | Off | 125 kHz | No division | 20 MHz | - |  | - | 8.2 | 16 | mA |
|  |  |  | 16 MHz | Off | 125 kHz | No division | 16 MHz | - |  | - | 6.7 | 13 | mA |
|  |  |  | 10 MHz | Off | 125 kHz | No division | 10 MHz | - |  | - | 4.4 | - | mA |
|  |  |  | 20 MHz | Off | 125 kHz | Multiply-by-8 | 2.5 MHz | - |  | - | 3.6 | - | mA |
|  |  |  | 16 MHz | Off | 125 kHz | Multiply-by-8 | 2 MHz | - |  | - | 2.9 | - | mA |
|  |  |  | 10 MHz | Off | 125 kHz | Multiply-by-8 | 1.25 MHz | - |  | - | 2.0 | - | mA |
|  |  | High-speed onchip oscillator mode | Off | $20 \mathrm{MHz}{ }^{(3)}$ | 125 kHz | No division | 20 MHz | - |  | - | 8.7 | 17 | mA |
|  |  |  | Off | $20 \mathrm{MHz}{ }^{(3)}$ | 125 kHz | Divide-by-8 | 2.5 MHz | - |  | - | 4.1 | - | mA |
|  |  |  | Off | $4 \mathrm{MHz}{ }^{(3)}$ | 125 kHz | Divide-by-16 | 250 MHz | $\begin{aligned} & \text { MSTIIC = } \\ & \text { MSTTRD }=1 \\ & \text { MSTTRC }=1 \end{aligned}$ |  | - | 1.4 | - | mA |
|  |  | Low-speed onchip oscillator mode | Off | Off | 125 kHz | Divide-by-8 | 15.625 MHz | $\begin{aligned} & \text { FMR27 = 1 } \\ & \text { SVC0 = } \end{aligned}$ |  | - | 100 | 390 | $\mu \mathrm{A}$ |
|  |  | Wait mode | Off | Off | 125 kHz | - | - | $\begin{aligned} & \text { VCA27 }=0 \\ & \text { VCA26 }=0 \\ & \text { VCA25 }=0 \\ & \text { SVCO }=1 \\ & \hline \end{aligned}$ | While a WAIT instruction is executed Peripheral clock operation | - | 22 | 320 | $\mu \mathrm{A}$ |
|  |  |  | Off | Off | 125 kHz | - | - | $\begin{aligned} & \text { VCA27 }=0 \\ & \text { VCA26 }=0 \\ & \text { VCA25 }=0 \\ & \text { SVC0 }=1 \end{aligned}$ | While a WAIT instruction is executed Peripheral clock off | - | 6 | 310 | $\mu \mathrm{A}$ |
|  |  | Stop mode | Off | Off | Off | - | - | $\begin{aligned} & \text { VCA27 }=0 \\ & \text { VCA26 }=0 \\ & \text { VCA25 }=0 \\ & \text { CM10 }=1 \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{Topr}=25^{\circ} \mathrm{C} \\ & \text { Peripheral clock off } \end{aligned}$ | - | 2.5 | 5.0 | $\mu \mathrm{A}$ |
|  |  |  | Off | Off | Off | - | - | $\begin{aligned} & \text { VCA27 }=0 \\ & \text { VCA26 }=0 \\ & \text { VCA25 }=0 \\ & \text { CM10 }=1 \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { Topr }=125^{\circ} \mathrm{C} \\ \text { Peripheral clock off } \end{array}$ | - | 120 | - | $\mu \mathrm{A}$ |

Notes:

1. $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 3.3 V , single-chip mode, output pins are open, and other pins are Vss .
2. XIN is set to square wave input.
3. fHOCO-F
4. The typical value (Typ.) indicates the current value when the CPU and the memory operate.

The maximum value (Max.) indicates the current value when the CPU, the memory, and the peripheral functions operate and the flash memory is programmed/erased.

### 4.5 AC Characteristics

Table 4.22 Timing Requirements of Clock Synchronous Serial I/O with Chip Select (during Master Operation)
(Measurement conditions: Vcc $=2.7 \mathrm{~V}$ to 5.5 V , $\mathrm{Topr}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ( J version)/ $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version))

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tSUCYC | SSCK clock cycle time |  | 4.00 | - | - | tcyc ${ }^{(1)}$ |
| thi | SSCK clock high width |  | 0.40 | - | 0.60 | tsucyc |
| tLo | SSCK clock low width |  | 0.40 | - | 0.60 | tsucyc |
| tRISE | SSCK clock rising time | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 0.50 | tcyc ${ }^{(1)}$ |
| tFALL | SSCK clock falling time | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 0.50 | tCYC ${ }^{(1)}$ |
| tSU | SSI, SSO data input setup time | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 60 | - | - | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | 70 | - | - | ns |
| th | SSI, SSO data input hold time | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | 2.00 | - | - | tcyc ${ }^{(1)}$ |
| tLEAD | $\overline{\text { SCS }}$-SCK output delay time |  | 0.5 tsucyc - 1 tcyc | - | - | ns |
| tLAG | SCK -- $\overline{\text { SCS }}$ output valid time |  | 0.5 tsucyc - 1 tcyc | - | - | ns |
| tod | SSO data output delay time | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 30.00 | ns |

1. 1 tcYc $=1 / \mathrm{f} 1(\mathrm{~s}), \mathrm{f} 1 \leq 20 \mathrm{MHz}$

Table 4.23 Timing Requirements of Clock Synchronous Serial I/O with Chip Select (during Slave Operation)
(Measurement conditions: $\mathrm{Vcc}=2.7 \mathrm{~V}$ to 5.5 V , $\mathrm{Topr}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ( J version)/ $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ (K version))

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tSUCYC | SSCK clock cycle time |  | 4.00 | - | - | tcyc ${ }^{(1)}$ |
| thi | SSCK clock high width |  | 0.40 | - | 0.60 | tsucyc |
| tLo | SSCK clock low width |  | 0.40 | - | 0.60 | tsucyc |
| tRISE | SSCK clock rising time |  | - | - | 1.00 | $\mu \mathrm{s}$ |
| tFALL | SSCK clock falling time |  | - | - | 1.00 | $\mu \mathrm{s}$ |
| tsu | SSO data input setup time |  | 10.00 | - | - | ns |
| th | SSO data input hold time |  | 2.00 | - | - | tcyc (1) |
| tLEAD | $\overline{\text { SCS }}$ setup time |  | 1tcyc + 50 | - | - | ns |
| tLAG | $\overline{\text { SCS }}$ hold time |  | 1tcyc + 50 | - | - | ns |
| tod | SSI, SSO data output delay time | $4.5 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 60 | ns |
|  |  | $2.7 \mathrm{~V} \leq \mathrm{Vcc}<4.5 \mathrm{~V}$ | - | - | 70 | ns |
| tSA | SSI slave access time | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 1.5tcyc + 100 | ns |
| tor | SSI slave out open time | $2.7 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.5 \mathrm{~V}$ | - | - | 1.5tcyc + 100 | ns | Note:

1. $1 \mathrm{tcyc}=1 / \mathrm{f} 1(\mathrm{~s}), \mathrm{f} 1 \leq 20 \mathrm{MHz}$


Figure 4.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Master)


4-Wire Bus Communication Mode, Slave, CPHS $=0$


CPHS, CPOS: Bits in SIMR1 register

Figure 4.6 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)


Figure 4.7 I/O Timing of Synchronous Serial Communication Unit (SSU) (Clock Synchronous Communication Mode)

Table 4.24 Timing Requirements of $\mathrm{I}^{2} \mathrm{C}$ bus Interface
(Measurement conditions: Vcc =2.7 V to 5.5 V , and Topr $=-40$ to $85^{\circ} \mathrm{C}$ ( J version)/ -40 to $125^{\circ} \mathrm{C}$ (K version))

| Symbol | Parameter | Conditions | Standard |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| tscL | SCL input cycle time |  | 12tcyc + $600{ }^{(1)}$ | - | - | ns |
| tSCLH | SCL input high width |  | $3 \mathrm{tcyc}+300{ }^{(1)}$ | - | - | ns |
| tSCLL | SCL input low width |  | $5 \mathrm{tcyc}+500{ }^{(1)}$ | - | - | ns |
| tsf | SCL, SDA input fall time |  | - | - | 300 | ns |
| tSP | SCL, SDA input spike pulse rejection time |  | - | - | 1tcyc (1) | ns |
| tBUF | SDA input bus-free time |  | $5 \mathrm{tcyc}{ }^{(1)}$ | - | - | ns |
| tSTAH | Start condition input hold time |  | $3 \mathrm{tcyc}{ }^{(1)}$ | - | - | ns |
| tstas | Repeat start condition input setup time |  | $3 \mathrm{tcyc}{ }^{(1)}$ | - | - | ns |
| tSTOP | Stop condition input setup time |  | $3 \mathrm{tcyc}{ }^{(1)}$ | - | - | ns |
| tSDAS | Data input setup time |  | $1 \mathrm{tcyc}+40$ (1) | - | - | ns |
| tSDAH | Data input hold time |  | 10 | - | - | ns |

Note:

1. $1 \mathrm{tcyc}=1 / \mathrm{f} 1(\mathrm{~s}), \mathrm{f} 1 \leq 20 \mathrm{MHz}$


Figure $4.8 \quad \mathrm{I} / \mathrm{O}$ Timing of $\mathrm{I}^{2} \mathrm{C}$ bus Interface

Table 4.25 External Clock Input (XOUT)

| Symbol | Parameter | Standard |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Vcc $=3 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ |  | Vcc $=5 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ |  |  |
|  |  | Min. | Max. | Min. | Max. |  |
| tc(XOUT) | XOUT input cycle time | 50 | - | 50 | - | ns |
| twh(XOUT) | XOUT input high width | 24 | - | 24 | - | ns |
| twL(XOUT) | XOUT input low width | 24 | - | 24 | - | ns |



Figure $4.9 \quad$ External Clock Input Timing Diagram

Table 4.26 Timing Requirements of TRJIO

| Symbol | Parameter | Standard |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Vcc $=3 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ |  | Vcc $=5 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ |  |  |
|  |  | Min. | Max. | Min. | Max. |  |
| tc(TRJIO) | TRJIO input cycle time | 300 | - | 100 | - | ns |
| twh(TRJIO) | TRJIO input high width | 120 | - | 40 | - | ns |
| tWL(TRJIO) | TRJIO input low width | 120 | - | 40 | - | ns |



Figure 4.10 Input Timing of TRJIO

Table 4.27 Timing Requirements of Serial Interface
(Internal clock selected as transfer clock (master communication))

| Symbol | Parameter | Standard |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{Vcc}=3 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ |  | $\mathrm{Vcc}=5 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ |  |  |
|  |  | Min. | Max. | Min. | Max. |  |
| td(C-Q) | TXDi output delay time | - | 30 | - | 10 | ns |
| tsu(D-C) | RXDi input setup time (1) | 120 | - | 90 | - | ns |
| $\operatorname{th}(\mathrm{C}-\mathrm{D})$ | RXDi input hold time | 90 | - | 90 | - | ns |
| $\mathrm{i}=0$ or 1 |  |  |  |  |  |  |
| Note: |  |  |  |  |  |  |
| 1. External pin load condition $\mathrm{CL}=30 \mathrm{pF}$ |  |  |  |  |  |  |

Table 4.28 Timing Requirements of Serial Interface
(External clock selected as transfer clock (slave communication))

| Symbol | Parameter | Standard |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Vcc $=3 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ |  | $\mathrm{Vcc}=5 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ |  |  |
|  |  | Min. | Max. | Min. | Max. |  |
| tc(CK) | CLKi input cycle time | 300 | - | 200 | - | ns |
| tw(CKH) | CLKi input high width | 150 | - | 100 | - | ns |
| tw(CKL) | CLKi input low width | 150 | - | 100 | - | ns |
| td(C-Q) | TXDi output delay time | - | 120 | - | 90 | ns |
| tsu(D-C) | RXDi input setup time | 30 | - | 10 | - | ns |
| th(C-D) | RXDi input hold time | 90 | - | 90 | - | ns |

$\mathrm{i}=0$ or 1


Figure 4.11 Input and Output Timing of Serial Interface ( $\mathrm{i}=0$ or 1)

Table 4.29 Timing Requirements of External Interrupt INTi ( $\mathbf{i}=\mathbf{0}$ to 4) and Key Input Interrupt KIj ( $\mathrm{j}=0$ to 3 )

| Symbol | Parameter | Standard |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{Vcc}=3 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ |  | $\mathrm{Vcc}=5 \mathrm{~V}$, Topr $=25^{\circ} \mathrm{C}$ |  |  |
|  |  | Min. | Max. | Min. | Max. |  |
| tw(INH) | INTi input high width, $\overline{\mathrm{KIj}}$ input high width | 380 (1) | - | $250{ }^{(1)}$ | - | ns |
| tW(INL) | INTi input low width, $\overline{\mathrm{KIj}}$ input low width | 380 (2) | - | 250 (2) | - | ns |

Notes:

1. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input high pulse width of either (1/digital filter sampling frequency $\times 3$ ) or the minimum value of standard, whichever is greater.
2. When selecting the digital filter by the $\overline{\mathrm{INTi}}$ input filter select bit, use an $\overline{\mathrm{INTi}}$ input low pulse width of either (1/digital filter sampling frequency $\times 3$ ) or the minimum value of standard, whichever is greater.


Figure 4.12 Input Timing of External Interrupt $\overline{I N T i}$ and Key Input Interrupt $\overline{K I j}(\mathbf{i}=0$ to $\mathbf{4} ; \mathbf{j}=0$ to 3 )

## Appendix 1. Package Dimensions

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Electronics website.


REVISION HISTORY $\quad$ R8C/54E Group, R8C/54F Group, R8C/54G Group, R8C/54H Group

| Rev. | Date | Description |  |
| :---: | :---: | :---: | :---: |
|  |  | Page | Summary |
| 0.01 | Dec 17, 2010 | - | First Edition issued |
| 0.10 | Mar 15, 2011 | $\begin{gathered} 1 \text { to } 22 \\ 27 \text { to } 29 \\ 40 \end{gathered}$ | 1. Overview R8C/54F Group, R8C/54G Group, and R8C/54H Group added 3.2, 3.3, and 3.4 added <br> Table 3.11 Port register symbol revised |
| 0.20 | Sep 12, 2011 | 15 | Figure 1.6 Notes 1 and 2 added |
| 1.00 | Mar 28, 2012 | All pages <br> 2, 4, 6, 8 <br> 3, 5, 7, 9 <br> 21 <br> 30 <br> 34 <br> 52 <br> 53 to 77 | "PRELIMINARY" and "Under development" deleted Register symbol name changed: "TRDELC_0" $\rightarrow$ "TRDELCCR_0" <br> Tables 1.1, 1.3, 1.5, and 1.7 Minimum instruction execution time changed <br> Tables 1.2, 1.4, 1.6, and 1.8 "Read voltage", "Operating frequency/Power supply voltage", and "Current consumption" changed <br> Table 1.18 Power supply input changed <br> Table 3.1 After Reset of Voltage Monitor 0 Circuit Control Register changed <br> Table 3.5 Symbol "TRBPRSC_0" added <br> Table 3.23 changed, Note 2 added <br> "4. Electrical Characteristics" added |
| 2.00 | Sep 05, 2012 | $\begin{gathered} \hline 2,4,6,8 \\ 61 \\ 63,66 \\ 64,65 \\ 67,68 \\ 69,70,74 \end{gathered}$ | Tables 1.1, 1.3, 1.5, and 1.7 changed <br> Table 4.13 changed <br> Tables 4.16 and 4.19 "Vram" changed <br> Tables 4.17 and 4.18 changed <br> Tables 4.20 and 4.21 changed <br> Tables 4.22 to 4.24 Note 1 changed |

All trademarks and registered trademarks are the property of their respective owners.

## General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.
In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

- The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.


## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
3. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from such alteration, modification, copy or otherwise misappropriation of Renesas Electronics product.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots etc.
"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; and safety equipment etc.
Renesas Electronics products are neither intended nor authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems, surgical implantations etc.), or may cause serious property damages (nuclear reactor control systems, military equipment etc.). You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application for which it is not intended. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for which the product is not intended by Renesas Electronics.
6. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltag range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You should not use Renesas Electronics products or technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. When exporting the Renesas Electronics products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the contents and conditions set forth in this document, Renesas Electronics assumes no responsibility for any losses incurred by you or third parties as a result of unauthorized use of Renesas Electronic products.
11. This document may not be reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

## ReNESAS

SALES OFFICES
Renesas Electronics Corporation
Refer to "http://www.renesas.com/" for the latest and detailed information.
Renesas Electronics America Inc
2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A
Tel: $+1-408-588-6000$, Fax: $+1-408-588-6130$
Renesas Electronics Canada Limited
1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada
Tel: +1-905-898-5441, Fax: +1-905-898-3220
Renesas Electronics Europe Limited
Dukes Meadow, Millloard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: $+44-1628-651-700$, Fax: $+44-1628-651-804$
Tel: +44-1628-651-700, Fax: +44-1628-651-804
Renesas Electronics Europe GmbH
Arcadiastrasse 10, 40472 Düsseldorf, Germany
Tel: $+49-211-65030$, Fax: $+49-211-6503-1327$
Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No. 27 ŽhiChunLu Haidian District, Beijing 100083, P.R.China
Renesas Electronics (Shanghai) Co Ltd
Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No. 1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China
Tel + $86-21-5877-1818$ Fax: $86-21-6887-7858 /-7898$
Tel: $+86-21-5877-1818$, Fax: $+86-21-6887-7858 /-7898$
Renesas Electronics Hong Kong Limited
Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong
Tel: $+852-2886-9318$, Fax: $+8522886-9022 / 9044$
Renesas Electronics Taiwan Co., Ltd.
13F, No. 363, Fu Shing North Road, Taipei, Taiwan
Renesas Electronics Singapore Pte. Ltd.
80 Bendemeer Road, Unit \#06-02 Hyflux Innovation Centre Singapore 339949
Renesas Electronics Malaysia Sdn.Bhd
Unit 906 , Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: +60-3-7955-9390, Fax: +60-3-7955-9510
Renesas Electronics Korea Co., Ltd.
Renesas Electronics Korea Co., Ltd.
11 F., Samik Lavied'or Bldg., $720-2$ Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea
Tel: $+82-2-558-3737$, Fax: $+82-2-558-5141$

