


50 W + 50 W dual BTL class-D audio amplifier

Features

- 50 W + 50 W continuous output power at THD = 10% with $R_L = 6 \Omega$ and $V_{CC} = 25 V$
- 40 W + 40 W continuous output power at THD = 10% with $R_L = 8 \Omega$ and $V_{CC} = 25 V$
- Wide-range single-supply operation (8 - 26 V)
- High efficiency ($\eta = 90\%$)
- Four selectable, fixed gain settings of nominally 21.6 dB, 27.6 dB, 31.1 dB and 33.6 dB
- Differential inputs minimize common-mode noise
- Standby and mute features
- Short-circuit protection
- Thermal overload protection
- Externally synchronizable
- ECOPACK[®], environmentally-friendly package



Description

The TDA7492 is a dual BTL class-D audio amplifier with single power supply designed for LCD TVs and monitors.

Thanks to the high efficiency and exposed-pad-up (EPU) package only a simple heatsink is required.

Table 1. Device summary

| Order code | Operating temp. range | Package | Packaging |
|-------------|-----------------------|-----------------|---------------|
| TDA7492 | 0 to 70 °C | PowerSSO-36 EPU | Tube |
| TDA749213TR | 0 to 70 °C | PowerSSO-36 EPU | Tape and reel |

Contents

- 1 Device block diagram 6**
- 2 Pin description 7**
 - 2.1 Pinout 7
 - 2.2 Pin list 8
- 3 Electrical specifications 9**
 - 3.1 Absolute maximum ratings 9
 - 3.2 Thermal data 9
 - 3.3 Electrical specifications 9
- 4 Characterization curves 11**
 - 4.1 Characterizations for 6-Ω loads 11
 - 4.2 Characterizations for 8-Ω loads 15
 - 4.3 Characterizations for 4-Ω loads 18
 - 4.4 Test board 21
- 5 Applications circuit 22**
- 6 Applications information 23**
 - 6.1 Mode selection 23
 - 6.2 Gain setting 24
 - 6.3 Input resistance and capacitance 24
 - 6.4 Internal and external clocks 25
 - 6.4.1 Master mode (internal clock) 25
 - 6.4.2 Slave mode (external clock) 25
 - 6.5 Output low-pass filter 26
 - 6.6 Protection functions 27
 - 6.7 Diagnostic output 27
 - 6.8 Heatsink requirements 28
- 7 Package mechanical data 29**

8 Revision history 31

List of tables

| | | |
|-----------|--------------------------------------|----|
| Table 1. | Device summary | 1 |
| Table 2. | Pin description list | 8 |
| Table 3. | Absolute maximum ratings | 9 |
| Table 4. | Thermal data | 9 |
| Table 5. | Electrical specifications | 9 |
| Table 6. | Mode settings | 23 |
| Table 7. | Gain settings | 24 |
| Table 8. | How to set up SYNCLK | 25 |
| Table 9. | PowerSSO-36 EPU dimensions | 30 |
| Table 10. | Document revision history | 31 |


List of figures

| | | |
|------------|--|----|
| Figure 1. | Internal block diagram (showing one channel only) | 6 |
| Figure 2. | Pin connections (top view, PCB view) | 7 |
| Figure 3. | Output power vs. supply voltage | 11 |
| Figure 4. | THD vs. output power (1 kHz) | 12 |
| Figure 5. | THD vs. output power (100 Hz) | 12 |
| Figure 6. | THD vs. frequency | 13 |
| Figure 7. | Frequency response | 13 |
| Figure 8. | Crosstalk | 13 |
| Figure 9. | FFT performance (0 dB) | 14 |
| Figure 10. | FFT performance (-60 dB) | 14 |
| Figure 11. | Output power vs. supply voltage | 15 |
| Figure 12. | THD vs. output power (1 kHz) | 15 |
| Figure 13. | THD vs. output (100 Hz) | 16 |
| Figure 14. | THD vs. frequency | 16 |
| Figure 15. | Frequency response | 16 |
| Figure 16. | Crosstalk | 17 |
| Figure 17. | FFT performance (0 dB) | 17 |
| Figure 18. | FFT performance (-60 dB) | 17 |
| Figure 19. | Output power vs. supply voltage | 18 |
| Figure 20. | THD vs. output power (1 kHz) | 18 |
| Figure 21. | THD vs. output (100 Hz) | 19 |
| Figure 22. | THD vs. frequency | 19 |
| Figure 23. | Frequency response | 19 |
| Figure 24. | Crosstalk | 20 |
| Figure 25. | FFT performance (0 dB) | 20 |
| Figure 26. | FFT performance (-60 dB) | 20 |
| Figure 27. | Test board layout | 21 |
| Figure 28. | Applications circuit for class-D amplifier | 22 |
| Figure 29. | Standby and mute circuits | 23 |
| Figure 30. | Turn on/off sequence for minimizing speaker "pop" | 23 |
| Figure 31. | Device input circuit and frequency response | 24 |
| Figure 32. | Master and slave connection | 25 |
| Figure 33. | Typical LC filter for a 8-Ω speaker | 26 |
| Figure 34. | Typical LC filter for a 4-Ω speaker | 26 |
| Figure 35. | Behavior of pin DIAG for various protection conditions | 27 |
| Figure 36. | PowerSSO-36 EPU outline drawing | 29 |

1 Device block diagram

Figure 1 shows the block diagram of one of the two identical channels of the TDA7492.


Figure 1. Internal block diagram (showing one channel only)



2 Pin description

2.1 Pinout

Figure 2. Pin connections (top view, PCB view)



2.2 Pin list

Table 2. Pin description list

| Number | Name | Type | Description |
|--------|---------|------|---|
| 1 | SUB_GND | PWR | Connect to the frame |
| 2,3 | OUTPB | O | Positive PWM for right channel |
| 4,5 | PGNDB | PWR | Power stage ground for right channel |
| 6,7 | PVCCB | PWR | Power supply for right channel |
| 8,9 | OUTNB | O | Negative PWM output for right channel |
| 10,11 | OUTNA | O | Negative PWM output for left channel |
| 12,13 | PVCCA | PWR | Power supply for left channel |
| 14,15 | PGNDA | PWR | Power stage ground for left channel |
| 16,17 | OUTPA | O | Positive PWM output for left channel |
| 18 | PGND | PWR | Power stage ground |
| 19 | VDDPW | O | 3.3-V (nominal) regulator output referred to ground for power stage |
| 20 | STBY | I | Standby mode control |
| 21 | MUTE | I | Mute mode control |
| 22 | INPA | I | Positive differential input of left channel |
| 23 | INNA | I | Negative differential input of left channel |
| 24 | ROSC | O | Master oscillator frequency-setting pin |
| 25 | SYNCLK | I/O | Clock in/out for external oscillator |
| 26 | VDDS | O | 3.3-V (nominal) regulator output referred to ground for signal blocks |
| 27 | SGND | PWR | Signal ground |
| 28 | DIAG | O | Open-drain diagnostic output |
| 29 | SVR | O | Supply voltage rejection |
| 30 | GAIN0 | I | Gain setting input 1 |
| 31 | GAIN1 | I | Gain setting input 2 |
| 32 | INPB | I | Positive differential input of right channel |
| 33 | INNB | I | Negative differential input of right channel |
| 34 | VREF | O | Half VDDS (nominal) referred to ground |
| 35 | SVCC | PWR | Signal power supply |
| 36 | VSS | O | 3.3-V (nominal) regulator output referred to power supply |
| - | EP | - | Exposed pad for heatsink, to be connected to GND |

3 Electrical specifications

3.1 Absolute maximum ratings

Table 3. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|-----------|--|------------|------|
| V_{CC} | DC supply voltage for pins PVCCA, PVCCB, SVCC | 30 | V |
| V_I | Voltage limits for input pins STBY, MUTE, INNA, INPA, INNB, INPB, GAIN0, GAIN1 | -0.3 - 3.6 | V |
| T_{op} | Operating temperature | 0 to 70 | °C |
| T_j | Junction temperature | -40 to 150 | °C |
| T_{stg} | Storage temperature | -40 to 150 | °C |

3.2 Thermal data

Table 4. Thermal data

| Symbol | Parameter | Min | Typ | Max | Unit |
|------------------|--------------------------------------|-----|-----|-----|------|
| $R_{th\ j-case}$ | Thermal resistance, junction to case | - | 2 | 3 | °C/W |

3.3 Electrical specifications

Unless otherwise stated, the results in [Table 5](#) below are given for the conditions:

$V_{CC} = 25\text{ V}$, R_L (load) = 8 Ω , $R_{OSC} = R3 = 39\text{ k}\Omega$, $C8 = 100\text{ nF}$, $f = 1\text{ kHz}$, $G_V = 21.6\text{ dB}$ and $T_{amb} = 25\text{ °C}$.

Table 5. Electrical specifications

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|-------------|--|--------------------|-----|-----|-----------|---------------|
| V_{CC} | Supply voltage for pins PVCCA, PVCCB, SVCC | - | 8 | - | 26 | V |
| I_q | Total quiescent current | Without LC | - | 26 | 35 | mA |
| I_{qSTBY} | Quiescent current in standby | - | - | 2.5 | 5.0 | μA |
| V_{OS} | Output offset voltage | Play mode | - | - | ± 100 | mV |
| | | Mute mode | - | - | ± 60 | |
| I_{OCP} | Overcurrent protection threshold | $R_L = 0\ \Omega$ | 4.8 | 6.0 | - | A |
| T_j | Junction temperature at thermal shutdown | - | - | 150 | - | °C |
| R_i | Input resistance | Differential input | 48 | 60 | - | k Ω |
| V_{OVP} | Overvoltage protection threshold | - | 28 | 29 | - | V |

Table 5. Electrical specifications (continued)

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|---------------------------------|-----------------------------------|---|------|------|------|------|
| V _{UVP} | Undervoltage protection threshold | - | - | - | 7 | V |
| R _{dsON} | Power transistor on resistance | High side | - | 0.2 | - | Ω |
| | | Low side | - | 0.2 | - | |
| P _o | Output power | THD = 10% | - | 40 | - | W |
| | | THD = 1% | - | 32 | - | |
| P _o | Output power | R _L = 6 Ω, THD = 10%, V _{CC} = 25V | - | 50 | - | W |
| | | R _L = 6 Ω, THD = 1% V _{CC} = 25V | - | 40 | - | |
| P _D | Dissipated power | P _o = 40W + 40 W, THD = 10% | - | 8.0 | - | W |
| η | Efficiency | P _o = 40 W + 40W | 80 | 90 | - | % |
| THD | Total harmonic distortion | P _o = 1 W | - | 0.1 | 0.4 | % |
| G _V | Closed-loop gain | GAIN0 = L, GAIN1 = L | 20.6 | 21.6 | 22.6 | dB |
| | | GAIN0 = L, GAIN1 = H | 26.6 | 27.6 | 28.6 | |
| | | GAIN0 = H, GAIN1 = L | 30.1 | 31.1 | 32.1 | |
| | | GAIN0 = H, GAIN1 = H | 32.6 | 33.6 | 34.6 | |
| ΔG _V | Gain matching | - | - | - | ±1 | dB |
| CT | Cross talk | f = 1 kHz | - | 50 | - | dB |
| eN | Total input noise | A Curve, G _V = 20 dB | - | 20 | - | μV |
| | | f = 22 Hz to 22 kHz | - | 25 | 35 | |
| SVRR | Supply voltage rejection ratio | f _r = 100 Hz, V _r = 0.5 V, C _{SVR} = 10 μF | 40 | 50 | - | dB |
| T _r , T _f | Rise and fall times | - | - | 50 | - | ns |
| f _{SW} | Switching frequency | Internal oscillator | 290 | 310 | 330 | kHz |
| f _{SWR} | Output switching frequency Range | With internal oscillator ⁽¹⁾ | 250 | - | 400 | kHz |
| | | With external oscillator ⁽²⁾ | 250 | - | 400 | |
| V _{inH} | Digital input high (H) | - | 2.3 | - | - | V |
| V _{inL} | Digital input low (L) | | - | - | 0.8 | |
| A _{MUTE} | Mute attenuation | V _{MUTE} = 1 V | 60 | 80 | - | dB |

1. $f_{SW} = 10^6 / ((16 * R_{OSC} + 182) * 4)$ kHz, $f_{SYNCLK} = 2 * f_{SW}$ with R3 = 39 kΩ (see [Figure 28](#)).

2. $f_{SW} = f_{SYNCLK} / 2$ with the frequency of the external oscillator.

4 Characterization curves

The general test conditions used for producing the characterization curves can be summarized as follows:

Test board: SZ LAB TDA7492 slug-up demo board

Test frequency: 1 kHz (also 100 Hz for THD vs. output power only)

Output power: 1 W

- For 6- Ω loads
 - test voltage: 25 V
 - LC filter: L = 22 μ H and C = 220 nF
- For 8- Ω loads
 - test voltage: 25 V
 - LC filter: L = 33 μ H and C = 220 nF
- For 4- Ω loads
 - test voltage: 20 V
 - LC filter: L = 15 μ H and C = 470 nF.

[Figure 28 on page 22](#) shows the circuit with which the characterization curves, shown in the next sections, were measured. [Figure 27 on page 21](#) shows the PCB layout.

4.1 Characterizations for 6- Ω loads

Figure 3. Output power vs. supply voltage




Figure 4. THD vs. output power (1 kHz)




Figure 5. THD vs. output power (100 Hz)




Figure 6. THD vs. frequency




Figure 7. Frequency response




Figure 8. Crosstalk




Figure 9. FFT performance (0 dB)





Figure 10. FFT performance (-60 dB)



4.2 Characterizations for 8-Ω loads

Figure 11. Output power vs. supply voltage




Figure 12. THD vs. output power (1 kHz)




Figure 13. THD vs. output (100 Hz)




Figure 14. THD vs. frequency




Figure 15. Frequency response




Figure 16. Crosstalk




Figure 17. FFT performance (0 dB)





Figure 18. FFT performance (-60 dB)



4.3 Characterizations for 4-Ω loads

Figure 19. Output power vs. supply voltage




Figure 20. THD vs. output power (1 kHz)




Figure 21. THD vs. output (100 Hz)




Figure 22. THD vs. frequency




Figure 23. Frequency response




Figure 24. Crosstalk




Figure 25. FFT performance (0 dB)






Figure 26. FFT performance (-60 dB)




4.4 Test board

Figure 27. Test board layout



5 Applications circuit

Figure 28. Applications circuit for class-D amplifier



6 Applications information

6.1 Mode selection

The three operating modes of the TDA7492 are set by the two inputs, STBY (pin 20) and MUTE (pin 21).

- Standby mode: all circuits are turned off, very low current consumption.
- Mute mode: inputs are connected to ground and the positive and negative PWM outputs are at 50% duty cycle.
- Play mode: the amplifiers are active.

The protection functions of the TDA7492 are enabled by pulling down the voltages of the STBY and MUTE inputs shown in *Figure 29*. The input current of the corresponding pins must be limited to 200 μ A.

Table 6. Mode settings

| Mode | STBY | MUTE |
|---------|-------|----------------|
| Standby | L (1) | X (don't care) |
| Mute | H (1) | L |
| Play | H | H |

1. Drive levels defined in *Table 5: Electrical specifications on page 9*

Figure 29. Standby and mute circuits





Figure 30. Turn on/off sequence for minimizing speaker “pop”



6.2 Gain setting

The gain of the TDA7492 is set by the two inputs, GAIN0 (pin 30) and GAIN1 (pin31). Internally, the gain is set by changing the feedback resistors of the amplifier.

Table 7. Gain settings

| GAIN0 | GAIN1 | Nominal gain, G_v (dB) |
|-------|-------|--------------------------|
| 0 | 0 | 21.6 |
| 0 | 1 | 27.6 |
| 1 | 0 | 31.1 |
| 1 | 1 | 33.6 |


6.3 Input resistance and capacitance

The input impedance is set by an internal resistor $R_i = 60\text{ k}\Omega$ (typical). An input capacitor (C_i) is required to couple the AC input signal.

The equivalent circuit and frequency response of the input components are shown in [Figure 31](#). For $C_i = 470\text{ nF}$ the high-pass filter cutoff frequency is below 20 Hz:

$$f_c = 1 / (2 * \pi * R_i * C_i)$$

Figure 31. Device input circuit and frequency response



6.4 Internal and external clocks

The clock of the class-D amplifier can be generated internally or can be driven by an external source.

If two or more class-D amplifiers are used in the same system, it is recommended that all devices operate at the same clock frequency. This can be implemented by using one TDA7492 as master clock, while the other devices are in slave mode, that is, externally clocked. The clock interconnect is via pin SYNCLK of each device. As explained below, SYNCLK is an output in master mode and an input in slave mode.

6.4.1 Master mode (internal clock)

Using the internal oscillator, the output switching frequency, f_{SW} , is controlled by the resistor, R_{OSC} , connected to pin ROSC:

$$f_{SW} = 10^6 / ((R_{OSC} * 16 + 182) * 4) \text{ kHz}$$

where R_{OSC} is in $k\Omega$.

In master mode, pin SYNCLK is used as a clock output pin whose frequency is:

$$f_{SYNCLK} = 2 * f_{SW}$$

For master mode to operate correctly, then resistor R_{OSC} must be less than 60 $k\Omega$ as given below in [Table 8](#).

6.4.2 Slave mode (external clock)

In order to accept an external clock input the pin ROSC must be left open, that is, floating. This forces pin SYNCLK to be internally configured as an input as given in [Table 8](#).


The output switching frequency of the slave devices is:

$$f_{SW} = f_{SYNCLK} / 2$$

Table 8. How to set up SYNCLK

| Mode | ROSC | SYNCLK |
|--------|--------------------------------|--------|
| Master | $R_{OSC} < 60 \text{ k}\Omega$ | Output |
| Slave | Floating (not connected) | Input |

Figure 32. Master and slave connection



6.5 Output low-pass filter

To avoid EMI problems, it may be necessary to use a low-pass filter before the speaker. The cutoff frequency should be larger than 22 kHz and much lower than the output switching frequency. It is necessary to choose the L-C component values depending on the loud speaker impedance. Some typical values, which give a cutoff frequency of 27 kHz, are shown in [Figure 33](#) and [Figure 34](#) below.

Figure 33. Typical LC filter for a 8-Ω speaker





Figure 34. Typical LC filter for a 4-Ω speaker



6.6 Protection functions

The TDA7492 is fully protected against overvoltages, undervoltages, overcurrents and thermal overloads as explained here.

Overvoltage protection (OVP)

If the supply voltage exceeds the value for V_{OVP} given in [Table 5: Electrical specifications on page 9](#) the overvoltage protection is activated which forces the outputs to the high-impedance state. When the supply voltage drops to below the threshold value the device restarts.

Undervoltage protection (UVP)

If the supply voltage drops below the value for V_{UVP} given in [Table 5: Electrical specifications on page 9](#) the undervoltage protection is activated which forces the outputs to the high-impedance state. When the supply voltage recovers the device restarts.

Overcurrent protection (OCP)

If the output current exceeds the value for I_{OCP} given in [Table 5: Electrical specifications on page 9](#) the overcurrent protection is activated which forces the outputs to the high-impedance state. Periodically, the device attempts to restart. If the overcurrent condition is still present then the OCP remains active. The restart time, T_{OC} , is determined by the R-C components connected to pin STBY.


Thermal protection (OTP)

If the junction temperature, T_j , reaches 145 °C (nominally), the device goes to mute mode and the positive and negative PWM outputs are forced to 50% duty cycle. If the junction temperature reaches the value for T_j given in [Table 5: Electrical specifications on page 9](#) the device shuts down and the output is forced to the high-impedance state. When the device cools sufficiently the device restarts.

6.7 Diagnostic output

The output pin DIAG is an open drain transistor. When the protection is activated it is in the high-impedance state. The pin can be connected to a power supply (<26 V) by a pull-up resistor whose value is limited by the maximum sinking current (200 μ A) of the pin.

Figure 35. Behavior of pin DIAG for various protection conditions



6.8 Heatsink requirements

As with most amplifiers, the power dissipated within the device depends primarily on the supply voltage, the load impedance and the output modulation level.

The maximum estimated power dissipation for the TDA7492 is around 7 W. At 25 °C ambient a heatsink having $R_{th} = 15 \text{ °C/W}$ is sufficient for sine-wave testing at maximum power. A musical program, however, dissipates about 40% less power than this and a heatsink with $R_{th} = 25 \text{ °C/W}$ is thus recommended. Even at the maximum recommended ambient temperature for consumer applications of 50 °C there is still a clear safety margin before the maximum junction temperature (150 °C) is reached.

7 Package mechanical data

The TDA7492 comes in a 36-pin PowerSSO package with exposed pad up (EPU).

[Figure 36](#) shows the package outline and [Table 9](#) gives the dimensions.

Figure 36. PowerSSO-36 EPU outline drawing




Table 9. PowerSSO-36 EPU dimensions

| Symbol | Dimensions in mm | | | Dimensions in inches | | |
|--------|------------------|------|------------|----------------------|-------|------------|
| | Min | Typ | Max | Min | Typ | Max |
| A | 2.15 | - | 2.45 | 0.085 | - | 0.096 |
| A2 | 2.15 | - | 2.35 | 0.085 | - | 0.093 |
| a1 | 0 | - | 0.10 | 0 | - | 0.004 |
| b | 0.18 | - | 0.36 | 0.007 | - | 0.014 |
| c | 0.23 | - | 0.32 | 0.009 | - | 0.013 |
| D | 10.10 | - | 10.50 | 0.398 | - | 0.413 |
| E | 7.40 | - | 7.60 | 0.291 | - | 0.299 |
| e | - | 0.5 | - | - | 0.020 | - |
| e3 | - | 8.5 | - | - | 0.335 | - |
| F | - | 2.3 | - | - | 0.091 | - |
| G | - | - | 0.10 | - | - | 0.004 |
| H | 10.10 | - | 10.50 | 0.398 | - | 0.413 |
| h | - | - | 0.40 | - | - | 0.016 |
| k | 0 | - | 8 degrees | - | - | 8 degrees |
| L | 0.60 | - | 1.00 | 0.024 | - | 0.039 |
| M | - | 4.30 | - | - | 0.169 | - |
| N | - | - | 10 degrees | - | - | 10 degrees |
| O | - | 1.20 | - | - | 0.047 | - |
| Q | - | 0.80 | - | - | 0.031 | - |
| S | - | 2.90 | - | - | 0.114 | - |
| T | - | 3.65 | - | - | 0.144 | - |
| U | - | 1.00 | - | - | 0.039 | - |
| X | 4.10 | - | 4.70 | 0.161 | - | 0.185 |
| Y | 4.90 | - | 7.10 | 0.193 | - | 0.280 |

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

8 Revision history

Table 10. Document revision history

| Date | Revision | Changes |
|-------------|----------|---|
| 30-Jul-2008 | 1 | Initial release. |
| 4-Nov-2008 | 2 | Updated V_{OS} details in Table 5 Updated Chapter 4: Characterization curves on page 11 . |
| 15-Apr-2009 | 3 | Updated supply operating range to 8 V - 26 V on page 1 Changed C1 to C8 at beginning of Section 3.3 on page 9 Updated Table 5: Electrical specifications on page 9 for V_{CC} min, Iq condition, V_{OS} min/max, I_{OC} , and added new parameter V_{UV} Updated Figure 3: Test circuit for characterizations on page 10 Updated Figure 28: Applications circuit for class-D amplifier on page 22 Inserted brackets in equation in Table 5 , footnote and in Section 6.4.1 on page 25 Updated values in UVP and OCP in Section 6.6 on page 27 Updated package presentation in Chapter 7 on page 29 and max vaules for A and A2 in Table 9: PowerSSO-36 EPU dimensions on page 30 . |
| 03-Sep-2009 | 4 | Added text for exposed pad in Figure 2 on page 7 Added text for exposed pad in Table 2 on page 8 Removed Figure 3: Test circuit for characterizations since it is identical to apps circuit in Figure 28 on page 22 Moved section Test board on page 21 to end of chapter Updated package Y (Min) dimension in Table 9 on page 30 |
| 12-Sep-2011 | 5 | Updated OUTNA in Table 2: Pin description list |

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2011 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com