# 1/3-Inch 3.1 Mp/Full HD Digital Image Sensor AR0331 Datasheet, Rev. L

For the latest datasheet, please visit www.onsemi.com

### **Features**

- Superior low-light performance
- Latest 2.2 µm pixel with ON Semiconductor A-Pix<sup>™</sup> technology
- Full HD support at 1080P 60 fps for superior video performance
- Linear or high dynamic range capture
- 3.1M (4:3) and 1080P full HD (16:9) images
- Optional adaptive local tone mapping (ALTM)
- Interleaved T1/T2 output
- Support for external mechanical shutter
- Support for external LED or Xenon flash
- Slow-motion video (VGA 120 fps)
- On-chip phase-locked loop (PLL) oscillator
- Integrated position-based color and lens shading correction
- Slave mode for precise frame-rate control
- Stereo/3D camera support
- Statistics engine
- Data interfaces: four-lane serial high-speed pixel interface (HiSPi<sup>TM</sup>) differential signaling (SLVS and HiVCM), or parallel
- Auto black level calibration
- High-speed context switching
- Temperature sensor

# **Applications**

- Video surveillance
- Stereo vision
- Smart vision
- Automation
- Machine vision
- 1080p60 video applications
- High dynamic range imaging


### **General Description**

The ON Semiconductor AR0331 is a 1/3-inch CMOS digital image sensor with an active-pixel array of 2048Hx1536V. It captures images in either linear or high dynamic range modes, with a rolling-shutter readout. It includes sophisticated camera functions such as in-pixel binning, windowing and both video and single frame modes. It is designed for both low

light and high dynamic range scene performance. It is programmable through a simple two-wire serial interface. The AR0331 produces extraordinarily clear, sharp digital pictures, and its ability to capture both continuous video and single frames makes it the perfect choice for a wide range of applications, including surveillance and HD video.

Table 1: Key Parameters

,					
Parameter		Typical Value			
Optical format		1/3-inch (5.8 mm) Note: Sensor optical format will also work with lenses designed for 1/3.2" format.			
Active pixe	els	2048(H) x 1536(V) (4:3, mode)			
Pixel size		2.2μm x 2.2 μm			
Color filter	r array	RGB Bayer			
Shutter ty	ре	Electronic rolling shutter and GRR			
Input cloc	k range	6 – 48 MHz			
Output clo	ock maximum	148.5 Mp/s (4-lane HiSPi) 74.25 Mp/s (Parallel)			
0.1.1	Serial	HiSPi 10-, 12-, 14-, or 16-bit			
Output	Parallel	10-, 12-bit			
Frame	Full resolution	30 fps			
rate	1080p	60 fps			
Responsiv	ity	1.9 V/lux-sec			
SNR <sub>MAX</sub>		39 dB			
Max Dyna	mic range	Up to 100 dB			
	I/O	1.8 or 2.8 V			
Supply	Digital	1.8 V			
voltage	Analog	2.8 V			
	HiSPi	0.3V - 0.6V, 1.7 V - 1.9 V			
Power consumption (typical)		<780 mW			
Operating temperature (ambient)		−30°C to + 85° C			
Package o	ptions	10 x 10 mm 48 pin iLCC 9.5 x 9.5 mm 63-pin iBGA			




# **Ordering Information**

### Table 2: Available Part Numbers

ON

Part Number	Product Description	Orderable Product Attribute Description
AR0331SRSC00SHCA0-DRBR	48-pin iLCC HiSPi, 0° CRA	Dry Pack without Protective Film, Double Side BBAR Glass
AR0331SRSC00SHCAD3-GEVK	48-pin iLCC HiSPi, 0° CRA	Demo Kit 3
AR0331SRSC00SHCAD-GEVK	48-pin iLCC HiSPi, 0° CRA	Demo Kit
AR0331SRSC00SHCAH-GEVB	48-pin iLCC HiSPi, 0° CRA	Demo Board
AR0331SRSC00SUCA0-DPBR	48-pin iLCC Parallel, 0° CRA	Dry Pack with Protective Film, Double Side BBAR Glass
AR0331SRSC00SUCA0-DRBR	48-pin iLCC Parallel, 0° CRA	Dry Pack without Protective Film, Double Side BBAR Glass
AR0331SRSC00SUCAD3-GEVK	48-pin iLCC Parallel, 0° CRA	Demo Kit 3
AR0331SRSC00SUCAD-GEVK	48-pin iLCC Parallel, 0° CRA	Demo Kit
AR0331SRSC00SUCAH-GEVB	48-pin iLCC Parallel, 0° CRA	Demo Board
AR0331SRSC00XUEAD3-GEVK	63-pin iBGA	Demo Kit 3
AR0331SRSC00XUEAD-GEVK	63-pin iBGA	Demo Kit
AR0331SRSC00XUEAH-GEVB	63-pin iBGA	Demo Board
AR0331SRSC00XUEE0-BY-DRBR	63-pin iBGA, 0° CRA 0	Dry Pack without Protective Film, Double Side BBAR Glass
AR0331SRSC00XUEE0-DPBR	63-pin iBGA, 0° CRA 0	Dry Pack with Protective Film, Double Side BBAR Glass
AR0331SRSC00XUEE0-DRBR	63-pin iBGA, 0° CRA 0	Dry Pack without Protective Film, Double Side BBAR Glass
AR0331SRSC00XUEE0-DRBR1	63-pin iBGA, 0° CRA 0	Dry Pack without Protective Film, Double Side BBAR Glass





## **Table of Contents**

ON

Features
Applications
General Description
Ordering Information
General Description
Functional Overview
Pixel Data Format
Pixel Output Interfaces
Pixel Sensitivity
Gain Stages
Pedestals
High Dynamic Range Mode
Reset
Sensor PLL
Sensor Readout
Subsampling
Sensor Frame Rate
Slave Mode
Frame Readout
Changing Sensor Modes
Two-Wire Serial Register Interface
Spectral Characteristics
Electrical Specifications
Power-On Reset and Standby Timing
Package Dimensions
Revision History



# List of Figures

Figure 1:	Block Diagram	6
Figure 2:	Typical Configuration: Serial Four-Lane HiSPi Interface	7
Figure 3:	Typical Configuration: Parallel Pixel Data Interface	
Figure 4:	48 iLCC Package, Parallel Output	9
Figure 5:	48 iLCC Package, HiSPi Output	.11
Figure 6:	9.5 x 9.5 mm 63-Ball IBGA Package	.13
Figure 7:	Pixel Array Description	.16
Figure 8:	Pixel Color Pattern Detail (Top Right Corner)	.17
Figure 9:	Imaging a Scene	.17
Figure 10:	HisPi Transmitter and Receiver Interface Block Diagram.	.19
Figure 11:	Timing Diagram	
Figure 12:	Block Diagram of DLL Timing Adjustment	
Figure 13:	Delaying the Clock with Respect to Data	.21
Figure 14:	Delaying Data with Respect to the Clock.	
Figure 15:	Integration Control in ERS Readout	.22
Figure 16:	Example of 8.33ms Integration in 16.6ms Frame	.23
Figure 17:	The Row Integration Time is Greater Than the Frame Readout Time	.23
Figure 18:	Gain Stages in AR0331 Sensor	.24
Figure 19:	HDR Data Compression	
Figure 20:	PLL Dividers Affecting VCO Frequency	.28
Figure 21:	Sensor Dual Readout Paths	.29
Figure 22:	PLL for the Parallel Interface	
Figure 23:	PLL for the Serial Interface	
Figure 24:	Effect of Horizontal Mirror on Readout Order	.33
Figure 25:	Effect of Vertical Flip on Readout Order	
Figure 26:	Horizontal Binning in the AR0331 Sensor	
Figure 27:	Vertical Row Binning in the AR0331 Sensor	.34
Figure 28:	Frame Period Measured in Clocks	
Figure 29:	Slave Mode Active State and Vertical Blanking	
Figure 30:	Slave Mode Example with Equal Integration and Frame Readout Periods	
Figure 31:	Slave Mode Example Where the Integration Period is Half of the Frame Readout Period	
Figure 32:	Example of the Sensor Output of a 1928 x 1088 Frame at 60 fps	
Figure 33:	Example of the Sensor Output of a 1928 x1088 Frame at 30 fps	.41
Figure 34:	Example of Changing the Sensor from Context A to Context B	.43
Figure 35:	Frame Format with Embedded Data Lines Enabled	.45
Figure 36:	Format of Embedded Statistics Output within a Frame	
Figure 37:	Single READ from Random Location	.50
Figure 38:	Single READ from Current Location	
Figure 39:	Sequential READ, Start from Random Location	
Figure 40:	Sequential READ, Start from Current Location	
Figure 41:	Single WRITE to Random Location.	
Figure 42:	Sequential WRITE, Start at Random Location	.52
Figure 43:	Quantum Efficiency	
Figure 44:	Two-Wire Serial Bus Timing Parameters.	.54
Figure 45:	I/O Timing Diagram	
Figure 46:	Power Up	
Figure 47:	Power Down.	
Figure 48:	48 iLCC Parallel Package Outline Drawing	.65
Figure 49:	48 iLCC HiSPi Package Outline Drawing	.66
Figure 50:	63-Ball iBGA Package Outline Drawing	.67
0		



# List of Tables

Table 1:	Key Parameters
Table 2:	Available Part Numbers
Table 3:	Pin Descriptions
Table 4:	Pin Descriptions, 48 iLCC
Table 5:	Pin Descriptions, 9.5 x 9.5 mm, 63-ball iBGA14
Table 6:	Output Enable Control
Table 7:	Configuration of the Pixel Data Interface
Table 8:	Recommended Sensor Gain
Table 9:	Companding Table
Table 10:	Knee Points for Compression from 16 Bits to 12 Bits27
Table 11:	Bit Operation After Linearization
Table 12:	PLL Parameters for the Parallel Interface
Table 13:	Example PLL Configuration for the Parallel Interface
Table 14:	PLL Parameters for the Serial Interface
Table 15:	Example PLL Configurations for the Serial Interface
Table 16:	Minimum Vertical Blanking Configuration
Table 17:	Serial SYNC Codes Included with Each Protocol Included with the AR0331 Sensor
Table 18:	List of Configurable Registers for Context A and Context B
Table 19:	A-Law Compression Table for 12-10 bits
Table 20:	Test Pattern Modes
Table 21:	Two-Wire Serial Bus Characteristics
Table 22:	I/O Timing Characteristics
Table 23:	DC Electrical Characteristics
Table 24:	Absolute Maximum Ratings
Table 25:	Operating Current Consumption in Parallel Output and Linear Mode
Table 26:	Operating Current Consumption in Parallel Output and HDR Mode
Table 27:	Operating Current in HiSPi (HiVCM) Output and Linear Mode
Table 28:	Operating Current in HiSPi (HiVCM) Output and HDR Mode
Table 29:	Operating Current in HiSPi (SLVS) Output and Linear Mode60
Table 30:	Operating Current in HiSPi (SLVS) Output and HDR Mode60
Table 31:	Channel Skew
Table 32:	Clock DLL Steps
Table 33:	Data DLL Steps
Table 34:	Power-Up Sequence
Table 35:	Power-Down Sequence

# **General Description**

The ON Semiconductor AR0331 can be operated in its default mode or programmed for frame size, exposure, gain, and other parameters. The default mode output is a 1080p-resolution image at 60 frames per second (fps). In linear mode, it outputs 12-bit or 10-bit A-Law compressed raw data, using either the parallel or serial (HiSPi) output ports. In high dynamic range mode, it outputs 12-bit compressed data using parallel output. In HiSPi mode, 12- or 14-bit compressed, or 16-bit linearized data may be output. The device may be operated in video (master) mode or in single frame trigger mode.

FRAME\_VALID and LINE\_VALID signals are output on dedicated pins, along with a synchronized pixel clock in parallel mode.


The AR0331 includes additional features to allow application-specific tuning: windowing and offset, auto black level correction, and on-board temperature sensor. Optional register information and histogram statistic information can be embedded in the first and last 2 lines of the image frame.

The sensor is designed to operate in a wide temperature range (-30°C to +85°C).

# **Functional Overview**

The AR0331 is a progressive-scan sensor that generates a stream of pixel data at a constant frame rate. It uses an on-chip, phase-locked loop (PLL) that can be optionally enabled to generate all internal clocks from a single master input clock running between 6 and 48 MHz. The maximum output pixel rate is 148.5 Mp/s, corresponding to a clock rate of 74.25 MHz. Figure 1 shows a block diagram of the sensor.


### Figure 1: Block Diagram





User interaction with the sensor is through the two-wire serial bus, which communicates with the array control, analog signal chain, and digital signal chain. The core of the sensor is a 3.1 Mp Active- Pixel Sensor array. The timing and control circuitry sequences through the rows of the array, resetting and then reading each row in turn. In the time interval between resetting a row and reading that row, the pixels in the row integrate incident light. The exposure is controlled by varying the time interval between reset and readout. Once a row has been read, the data from the columns is sequenced through an analog signal chain (providing offset correction and gain), and then through an analogto-digital converter (ADC). The output from the ADC is a 12-bit value for each pixel in the array. The ADC output passes through a digital processing signal chain (which provides further data path corrections and applies digital gain). The sensor also offers a high dynamic range mode of operation where multiple images are combined on-chip to produce a single image at 16-bit per pixel value. A compression mode is further offered to allow the 16-bit pixel value to be transmitted to the host system as a 12-bit value with close to zero loss in image quality.

### Figure 2: Typical Configuration: Serial Four-Lane HiSPi Interface



Notes:


1. All power supplies must be adequately decoupled.

- 2. ON Semiconductor recommends a resistor value of  $1.5k\Omega$ , but a greater value may be used for slower two-wire speed.
- 3. The parallel interface output pads can be left unconnected if the serial output interface is used.
- 4. ON Semiconductor recommends that 0.1μF and 10μF decoupling capacitors for each power supply are mounted as close as possible to the pad. Actual values and results may vary depending on lay-

out and design considerations. Refer to the AR0331 demo headboard schematics for circuit recommendations.

- 5. ON Semiconductor recommends that analog power planes are placed in a manner such that coupling with the digital power planes is minimized.
- 6. I/O signals voltage must be configured to match VDD\_IO voltage to minimize any leakage currents.

### Figure 3: Typical Configuration: Parallel Pixel Data Interface



Notes: 1. All power supplies must be adequately decoupled.

- 2. ON Semiconductor recommends a resistor value of 1.5kΩ, but a greater value may be used for slower two-wire speed.
- 3. The serial interface output pads and VDDSLVS can be left unconnected if the parallel output interface is used.
- 4. ON Semiconductor recommends that 0.1μF and 10μF decoupling capacitors for each power supply are mounted as close as possible to the pad. Actual values and results may vary depending on layout and design considerations. Refer to the AR0331 demo headboard schematics for circuit recommendations.
- 5. ON Semiconductor recommends that analog power planes are placed in a manner such that coupling with the digital power planes is minimized.
- 6. I/O signals voltage must be configured to match VDD\_IO voltage to minimize any leakage currents.
- 7. The EXTCLK input is limited to 6-48 MHz.



# Figure 4: 48 iLCC Package, Parallel Output

		6	5	4	3	2	1	48	47	46	45	44	43		
		D GND	EXTCLK	۸ dd_pll	D out6	D out 5	Dout4	Dour3	<b>D</b> ουτ2	<b>D</b> ουτ <b>1</b>	D out0	D GND	NC		
7	<b>D</b> ουτ <b>7</b>													NC	42
8	<b>D</b> ουτ <b>8</b>													NC	41
9	<b>D</b> ουτ <b>9</b>													VAA	40
10	Dout <b>10</b>													Agnd	39
11	Dout <b>11</b>													ναα_ριχ	38
12	V dd_IO													VAA_ΡΙΧ	37
13	PIXCLK													VAA	36
14	Vdd													<b>A</b> gnd	35
15	S clk													VAA	34
16	<b>S</b> data													Reserved	33
17	RESET_BAR													NC	32
18	V dd_IO													Reserved	31
		V DD	NC	NC	NC	OE_BAR	S ADDR	TEST	FLASH	TRIGGER	FRAME_VALID	LINE_VALID	DGND		
		19	20	21	22	23	24	25	26	27	28	29	30		



Table 1: Pin Descriptions

ON


Pin Number	Name	Туре	Description
1	Dout4	Output	Parallel pixel data output.
2	Dout5	Output	Parallel pixel data output.
3	Dout6	Output	Parallel pixel data output.
4	VDD_PLL	Power	PLL power.
5	EXTCLK	Input	External input clock.
6	Dgnd	Power	Digital ground.
7	Dout7	Output	Parallel pixel data output.
8	Dout8	Output	Parallel pixel data output.
9	Dout9	Output	Parallel pixel data output.
10	Dout10	Output	Parallel pixel data output.
11	Dout11	Output	Parallel pixel data output (MSB).
12	VDD_IO	Power	I/O supply power.
13	PIXCLK	Output	Pixel clock out. Dou⊤ is valid on rising edge of this clock.
14	Vdd	Power	Digital power.
15	Sclk	Input	Two-Wire Serial clock input.
16	Sdata	I/O	Two-Wire Serial data I/O.
17	RESET_BAR	Input	Asynchronous reset (active LOW). All settings are restored to factory default.
18	VDD_IO	Power	I/O supply power.
19	Vdd	Power	Digital power.
20	NC		
21	NC		
22	NC		
23	OE_BAR	Input	Output enable (active LOW).
24	Saddr	Input	Two-Wire Serial address select. 0: 0x20. 1: 0x30
25	TEST	Input	Manufacturing test enable pin (connect to DGND).
26	FLASH	Output	Flash output control.
27	TRIGGER	Input	Receives slave mode VD signal for frame rate synchronization and trigger to start a GRR frame.
28	FRAME_VALID	Output	Asserted when Do∪⊤ frame data is valid.
29	LINE_VALID	Output	Asserted when Dout line data is valid.
30	Dgnd	Power	Digital ground
31	Reserved		
32	SHUTTER	Output	Control for external mechanical shutter. Can be left floating if not used.
33	Reserved		
34	VAA	Power	Analog power.
35	Agnd	Power	Analog ground.
36	VAA	Power	Analog power.
37	VAA_PIX	Power	Pixel power.
38	 Vaa_PIX	Power	Pixel power.
39	Agnd	Power	Analog ground.
40	VAA	Power	Analog power.
41	NC		



### Table 1:Pin Descriptions (continued)

Pin Number	Name	Туре	Description
42	NC		
43	NC		
44	Dgnd	Power	Digital ground.
45	Dout0	Output	Parallel pixel data output (LSB)
46	Dout1	Output	Parallel pixel data output.
47	Dout2	Output	Parallel pixel data output.
48	Dout3	Output	Parallel pixel data output.

# Figure 5: 48 iLCC Package, HiSPi Output






### Table 2:Pin Descriptions, 48 iLCC

Pin Number	Name	Туре	Description			
1	SLVSC_N	Output	HiSPi serial DDR clock differential N.			
2	SLVS1_P	Output	HiSPi serial data, lane 1, differential P.			
3	SLVS1_N	Output	HiSPi serial data, lane 1, differential N.			
4	SLVS0_P	Output	HiSPi serial data, lane 0, differential P.			
5	SLVS0_N	Output	HiSPi serial data, lane 0, differential N.			
6	NC					
7	VDD_SLVS	Power	0.3V-0.6V or 1.7V - 1.9V port to HiSPi Output Driver. Set the High_VCM (R0x306E[9]) bit to 1 when configuring VDD_SLVS to 1.7 – 1.9V.			
8	VDD_IO	Power	I/O supply power.			
9	Dgnd	Power	Digital ground.			
10	Vdd	Power	Digital power.			
11	EXTCLK	Input	External input clock.			
12	Vdd	Power	Digital power.			
13	Dgnd		Digital ground.			
14	VDD_IO	Power	I/O supply power.			
15	Sdata	I/O	Two-Wire Serial data I/O.			
16	Sclk	Input	Two-Wire Serial clock input.			
17	TEST		Manufacturing test enable pin (connect to DGND).			
18	RESET_BAR	Input	Asynchronous reset (active LOW). All settings are restored to factory default.			
19	Vdd	Power	Digital power.			
20	Dgnd	Power	Digital ground.			
21	VDD_IO	Power	I/O supply power.			
22	NC					
23	Saddr	Input	Two-Wire Serial address select. 0: 0x20. 1: 0x30			
24	NC					
25	OE_BAR		Output enable (active LOW).			
26	TRIGGER	Input	Receives slave mode VD signal for frame rate synchronization and trigger to start a GRR frame.			
27	FLASH	Output	Flash output control.			
28	Dgnd	Power				
29	VDD_PLL	Power	PLL power.			
30	Reserved					
31	Agnd	Power	Analog ground.			
32	VAA	Power	Analog power.			
33	Reserved					
34	SHUTTER	Output	Control for external mechanical shutter. Can be left floating if not used.			
35	VAA_PIX	Power	Pixel power.			
36	 Vaa_PIX	Power	Pixel power.			
37	 NC					
38	VAA	Power	Analog power.			
39	NC					
40	NC					

Pin Number	Name	Туре	Description
41	VAA	Power	Analog power.
42	Agnd	Power	Analog ground.
43	Dgnd	Power	Digital ground.
44	SLVS3_P	Output	HiSPi serial data, lane 3, differential P.
45	SLVS3_N	Output	HiSPi serial data, lane 3, differential N.
46	SLVS2_P	Output	HiSPi serial data, lane 2, differential P.
47	SLVS2_N	Output	HiSPi serial data, lane 2, differential N
48	SLVSC_P	Output	HiSPi serial DDR clock differential P.

Table 2:	Pin Descriptions, 48 iLCC (continued)
----------	---------------------------------------

Figure 6:	9.5 x 9.5 mm 63-Ball IBGA Package
-----------	-----------------------------------



Top View (Ball Down)



### Table 3:Pin Descriptions, 9.5 x 9.5 mm, 63-ball iBGA

Name	iBGA Pin	Туре	Description
SLVS0_N	A2	Output	HiSPi serial data, lane 0, differential N.
SLVS0_P	A3	Output	HiSPi serial data, lane 0, differential P.
SLVS1_N	A4	Output	HiSPi serial data, lane 1, differential N.
SLVS1_P	A5	Output	HiSPi serial data, lane 1, differential P.
VDD_PLL	B1	Power	PLL power.
SLVSC_N	B2	Output	HiSPi serial DDR clock differential N.
SLVSC_P	B3	Output	HiSPi serial DDR clock differential P.
SLVS2_N	B4	Output	HiSPi serial data, lane 2, differential N.
SLVS2_P	B5	Output	HiSPi serial data, lane 2, differential P.
VAA	B7, B8	Power	Analog power.
EXTCLK	C1	Input	External input clock.
VDD_SLVS	C2	Power	0.3V-0.6V or 1.7V - 1.9V port to HiSPi Output Driver. Set the High_VCM (R0x306E[9]) bit to 1 when configuring VDD_SLVS to 1.7 – 1.9V.
SLVS3_N	C3	Output	HiSPi serial data, lane 3, differential N.
SLVS3_P	C4	Output	HiSPi serial data, lane 3, differential P.
Dgnd	C5, D4, D5, E5, F5, G5, H5	Power	Digital ground.
Vdd	A6, A7, B6, C6, D6	Power	Digital power.
Agnd	C7, C8	Power	Analog ground.
SADDR	D1	Input	Two-Wire Serial address select. 0: 0x20. 1: 0x30
Sclk	D2	Input	Two-Wire Serial clock input.
Sdata	D3	I/O	Two-Wire Serial data I/O.
VAA_PIX	D7, D8	Power	Pixel power.
LINE_VALID	E1	Output	Asserted when Dout line data is valid.
FRAME_VALID	E2	Output	Asserted when Dout frame data is valid.
PIXCLK	E3	Output	Pixel clock out. Dout is valid on rising edge of this clock.
VDD_IO	E6, F6, G6, H6, H7	Power	I/O supply power.
Dout8	F1	Output	Parallel pixel data output.
Dout9	F2	Output	Parallel pixel data output.
Dout10	F3	Output	Parallel pixel data output.
Dout11	F4	Output	Parallel pixel data output (MSB)
TEST	F7	Input.	Manufacturing test enable pin (connect to DGND).
Dout4	G1	Output	Parallel pixel data output.
Dout5	G2	Output	Parallel pixel data output.
Dout6	G3	Output	Parallel pixel data output.
Dout7	G4	Output	Parallel pixel data output.
TRIGGER	G7	Input	Exposure synchronization input.
OE_BAR	G8	Input	Output enable (active LOW).
Dout0	H1	Output	Parallel pixel data output (LSB)
Dout1	H2	Output	Parallel pixel data output.
<b>D</b> ουτ2	H3	Output	Parallel pixel data output.
Dout3	H4	Output	Parallel pixel data output.

### Table 3: Pin Descriptions, 9.5 x 9.5 mm, 63-ball iBGA (continued)


Name	iBGA Pin	Туре	Description
RESET_BAR	H8	Input	Asynchronous reset (active LOW). All settings are restored to factory default.
SHUTTER	E8	Output	Control for external mechanical shutter. Can be left floating if not used.
FLASH	E4	Output	Flash control output.
NC	A8, E7		
Reserved	F8		

# **Pixel Data Format**

# **Pixel Array Structure**


While the sensor's format is 2048x1536, additional active columns and active rows are included for use when horizontal or vertical mirrored readout is enabled, to allow readout to start on the same pixel. The pixel adjustment is always performed for mono-chrome or color versions. The active area is surrounded with optically transparent dummy pixels to improve image uniformity within the active area. Not all dummy pixels or barrier pixels can be read out.

### Figure 7: Pixel Array Description



Notes: 1. Maximum of 2048 columns is supported. Additional columns included for mirroring operations.

### Figure 8: Pixel Color Pattern Detail (Top Right Corner)




### **Default Readout Order**

By convention, the sensor core pixel array is shown with pixel (0,0) in the top right corner (see Figure 8). This reflects the actual layout of the array on the die. Also, the first pixel data read out of the sensor in default condition is that of pixel (0, 0).

When the sensor is imaging, the active surface of the sensor faces the scene as shown in Figure 9. When the image is read out of the sensor, it is read one row at a time, with the rows and columns sequenced as shown in Figure 9.

### Figure 9: Imaging a Scene



# **Pixel Output Interfaces**

### Parallel Interface

The parallel pixel data interface uses these output-only signals:

- FRAME\_VALID
- LINE\_VALID
- PIXCLK
- DOUT[11:0]

The parallel pixel data interface is disabled by default at power up and after reset. It can be enabled by programming R0x301A. Table 5 shows the recommended settings.

When the parallel pixel data interface is in use, the serial data output signals can be left unconnected. Set reset\_register [bit 12 (R0x301A[12] = 1)] to disable the serializer while in parallel output mode.

### Output Enable Control

When the parallel pixel data interface is enabled, its signals can be switched asynchronously between the driven and High-Z under pin or register control, as shown in Table 4.

### Table 4:Output Enable Control

OE_BAR Pin	Drive Pins R0x301A[6]	Description
1	0	Interface High-Z
Х	1	Interface driven
0	Х	Interface driven

### **Configuration of the Pixel Data Interface**

Fields in R0x301A are used to configure the operation of the pixel data interface. The supported combinations are shown in Table 5.

### Table 5: Configuration of the Pixel Data Interface

Serializer Disable R0x301 A[12]	Parallel Enable R0x301 A[7]	Description
0	0	Power up default. Serial pixel data interface and its clocks are enabled. Transitions to soft standby are synchronized to the end of frames on the serial pixel data interface.
1	1	Parallel pixel data interface, sensor core data output. Serial pixel data interface and its clocks disabled to save power. Transitions to soft standby are synchronized to the end of frames in the parallel pixel data interface.

### **High Speed Serial Pixel Data Interface**

The High Speed Serial Pixel (HiSPi) interface uses four data lanes and one clock as output.

- SLVSC\_P
- SLVSC\_N
- SLVS0 P
- SLVS0\_N
- SLVS1\_P
- SLVS1\_N




- SLVS2\_P
- SLVS2\_N
- SLVS3\_P
- SLVS3\_N

The HiSPi interface supports three protocols, Streaming-S, Streaming-SP, and Packetized SP. The streaming protocols conform to a standard video application where each line of active or intra-frame blanking provided by the sensor is transmitted at the same length. The Packetized SP protocol will transmit only the active data ignoring line-to-line and frame-to-frame blanking data.

These protocols are further described in the High-Speed Serial Pixel (HiSPi™) Interface Protocol Specification V1.50.00.

The HiSPi interface building block is a unidirectional differential serial interface with four data and one double data rate (DDR) clock lanes. One clock for every four serial data lanes is provided for phase alignment across multiple lanes. Figure 10 shows the configuration between the HiSPi transmitter and the receiver.

### Figure 10: HiSPi Transmitter and Receiver Interface Block Diagram




#### **HiSPi Physical Layer**

The HiSPi physical layer is partitioned into blocks of four data lanes and an associated clock lane. Any reference to the PHY in the remainder of this document is referring to this minimum building block.

The PHY will serialize 10-, 12-, 14-, or 16-bit data words and transmit each bit of data centered on a rising edge of the clock, the second on the falling edge of the clock. Figure 11 shows bit transmission. In this example, the word is transmitted in order of MSB to LSB. The receiver latches data at the rising and falling edge of the clock.



### Figure 11: Timing Diagram




#### **DLL Timing Adjustment**

The specification includes a DLL to compensate for differences in group delay for each data lane. The DLL is connected to the clock lane and each data lane, which acts as a control master for the output delay buffers. Once the DLL has gained phase lock, each lane can be delayed in 1/8 unit interval (UI) steps. This additional delay allows the user to increase the setup or hold time at the receiver circuits and can be used to compensate for skew introduced in PCB design.


Delay compensation may be set for clock and/or data lines in the hispi\_timing register R0x31C0. If the DLL timing adjustment is not required, the data and clock lane delay settings should be set to a default code of 0x000 to reduce jitter, skew, and power dissipation.

### Figure 12: Block Diagram of DLL Timing Adjustment










### Figure 14: Delaying Data with Respect to the Clock



### **HiSPi Protocol Layer**

The HiSPi protocol is described the HiSPi Protocol Specification document.



## Serial Configuration

The serial format should be configured using R0x31AC. Refer to the AR0331 Register Reference document for more detail regarding this register.


The serial\_format register (R0x31AE) controls which serial format is in use when the serial interface is enabled (reset\_register[12] = 0). The following serial formats are supported:

- 0x0304 Sensor supports quad-lane HiSPi operation
- 0x0302 Sensor supports dual-lane HiSPi operation
- 0x0301 Sensor supports single-lane HiSPi operation

# **Pixel Sensitivity**

**Integration Control in ERS Readout** 

Figure 15:



A pixel's integration time is defined by the number of clock periods between a row's reset and read operation. Both the read followed by the reset operations occur within a row period ( $T_{ROW}$ ) where the read and reset may be applied to different rows. The read and reset operations will be applied to the rows of the pixel array in a consecutive order.

The coarse integration time is defined by the number of row periods  $(T_{ROW})$  between a row's reset and the row read. The row period is defined as the time between row read operations (see Sensor Frame Rate).

$$T_{COARSE} = T_{ROW} * coarse_integration_time$$
 (EQ 1)









Figure 17: The Row Integration Time is Greater Than the Frame Readout Time



The minimum frame-time is defined by the number of row periods per frame and the row period. The sensor frame-time will increase if the *coarse\_integration\_time* is set to a value equal to or greater than the *frame\_length\_lines*.


# **Gain Stages**

The analog gain stages of the AR0331 sensor are shown in Figure 18. The sensor analog gain stage consists of a variable ADC reference. The sensor will apply the same analog gain to each color channel. Digital gain can be configured to separate levels for each color channel.

23



### Figure 18: Gain Stages in AR0331 Sensor




The level of analog gain applied is controlled by the coarse\_gain register. The recommended analog gain settings are listed in Table 6. A minimum analog gain of 1.23x is recommended. Changes to these registers should be done prior to streaming images.

#### Table 6:Recommended Sensor Gain

coarse_gain (0x3060[5:4])/ coarse_gain_cb (0x3060[13:12])	fine_gain (0x3060[3:0])/ fine_gain_cb (0x3060[11:8])	ADC Gain
0	6	1.23
0	7	1.28
0	8	1.34
0	9	1.39
0	10	1.45
0	11	1.52
0	12	1.60
0	13	1.69
0	14	1.78
0	15	1.88
1	0	2.00
1	2	2.14
1	4	2.28
1	6	2.47
1	8	2.67
1	10	2.91
1	12	3.20
1	14	3.56
2	0	4
2	4	4.56
2	8	5.34
2	12	6.41
3	0	8

Each digital gain can be configured from a gain of 0 to 15.992. The digital gain supports 128 gain steps per 6dB of gain. The format of each digital gain register is "xxxx.yyyyyyy" where "xxxx" refers an integer gain of 1 to 15 and "yyyyyyy" is a fractional gain ranging from 0/128 to 127/128.

The sensor includes a digital dithering feature to reduce quantization noise resulting from using digital gain. It can be disabled by setting R0x30BA[5] to 0. The default value is 1.



# Pedestals

There are two types of constant offset pedestals that may be adjusted at the end of the datapath.

The data pedestal is a constant offset that is added to pixel values at the end of the datapath. The default offset when ALTM is disabled is 168 and is a 12-bit offset. This offset matches the maximum range used by the corrections in the digital readout path. The purpose of the data pedestal is to convert negative values generated by the digital datapath into positive output data. It is recommended that the data pedestal be set to 16 when ALTM is enabled.

The data pedestal value can be changed from its default value by adjusting register R0x301E.

The ALTM pedestal (R0x2450) is also located at the end of the datapath. The ALTM pedestal default offset is 0.

# **High Dynamic Range Mode**

By default, the sensor powers up in HDR Mode. The HDR scheme used is multi-exposure HDR. This allows the sensor to handle up to 100dB of dynamic range. In HDR mode, the sensor sequentially captures two exposures by maintaining two separate read and reset pointers that are interleaved within the rolling shutter readout. The intermediate pixel values are stored in line buffers while waiting for the two exposure values to be present. As soon as a pixel's two exposure values are available, they are combined to create a linearized 16-bit value for each pixel's response. Depending on whether HiSPi or Parallel mode is selected, the full 16 bit value may be output, it can be compressed to 12 bits using Adaptive Local Tone Mapping (ALTM), or companded to 12 or 14 bits.

### **Adaptive Local Tone Mapping**

Real- world scenes often have a very high dynamic range (HDR) that far exceeds the electrical dynamic range of the imager. Dynamic range is defined as the luminance ratio between the brightest and the darkest objects in a scene. Even though the AR0331 can capture full dynamic range images, the images are still limited by the low dynamic range of display devices. Today's typical LCD monitor has a contrast ratio around 1,000:1 while it is not atypical for an HDR image having a contrast ratio of around 250,000:1. Therefore, in order to reproduce HDR images on a low dynamic range display device, the captured high dynamic range must be compressed to the available range of the display device. This is commonly called tone mapping. The AR0331 has implemented an adaptive local tone mapping (ALTM) feature to reproduce visually appealing images that increase the local contrast and the visibility of the images. When ALTM is enabled, the gamma in the backend ISP should be set to 1 for proper display. See the AR0331 Developer Guide for more information on ALTM.

# Companding

The 16-bit linearized HDR image may be compressed to 12 bits using on-chip companding. Figure 19 illustrates the compression from 16- to 12-bits. Companding is enabled by setting R0x31D0. Table 8 shows the knee points for the different modes.




Figure 19: HDR Data Compression

### Table 7:Companding Table

	Segment 1	Segment 2	Segment 3	Segment 4
Input Code Range	0 to 1023	1024 to 4095	4096 to 32767	32768 to 65535
Output Code Range	0 to 1023	1024 to 2559	2560 to 3455	3456 to 3967
Companding Formula	$P_{out} = P_{in}$	$P_{out} = (P_{in} - 1024)/2 + 1024$	$P_{out} = (P_{in} - 4096)/32 + 2560$	P <sub>out</sub> = (P <sub>in</sub> - 32768)/64 + 3456
Decompanding Formula	$P_{out} = P_{in}$	$P_{out} = (P_{in} - 1024)^2 + 1024$	$P_{out} = (P_{in} - 2560)^*32 + 4096$	P <sub>out</sub> = (P <sub>in</sub> - 3456)*64 + 32768

Table 9 illustrates the input and output codes as well as companding and decompanding formulas for each of the four colored segments in Figure 19.

T1/T2 Exposure Ratio (R1) R0x3082[3:2]	P1	PouT1 = P1	P2	Pout2= (P2 - P1)/2 + 1024	P3	Роцт3= (Р3 - Р2)/32 + 2560	РМАХ	PoutMAX = (PMAX - P3)/64 +3456
4x, 8x, 16x, 32x	2 <sup>10</sup>	1024	2 <sup>12</sup>	2560	2 <sup>15</sup>	3456	2 <sup>16</sup>	3968

#### Table 8: Knee Points for Compression from 16 Bits to 12 Bits

As described in Table 8, the AR0331 companding block operates on 16-bit input only. For the exposure ratios that do not result in 16-bits, bit shifting occurs before the data enters the companding block. As a result of the bit shift, data needs to be unshifted after linearization in order to obtain the proper image. Table 9 provides the bit operation that should occur to the data after linearization.

#### Table 9:Bit Operation After Linearization

ratio_t1_t2 (R0x3082[3:2])/ ratio_t1_t2_cb (R0x3084[3:2])	Bit Shift Operation after Linearization
4x	Right shift 2 bits
8x	Right shift 1 bit
16x	No shift
32x	Left shift 1 bit

### **HDR-Specific Exposure Settings**

In HDR mode, pixel values are stored in line buffers while waiting for both exposures to be available for final pixel data combination. There are 70 line buffers used to store intermediate T1 data. Due to this limitation, the maximum coarse integration time possible for a given exposure ratio is equal to 70\*T1/T2 lines.

For example, if R0x3082[3:2] = 2, the sensor is set to have T1/T2 ratio = 16x. Therefore the maximum number of integration lines is 70\*16 = 1120 lines. If coarse integration time is greater than this, the T2 integration time will stay at 70. The sensor will calculate the ratio internally, enabling the linearization to be performed. If companding is being used, then relinearization would still follow the programmed ratio. For example if the T1/T2 ratio was programmed to 16x but coarse integration was increased beyond 1120 then one would still use the 16x relinearization formulas.

An additional limitation is the maximum number of exposure lines in relation to the frame\_length\_lines register. In linear mode, maximum coarse\_integration\_time = frame\_length\_lines - 1. However in HDR mode, since the coarse integration time register controls T1, the max coarse integration time is frame\_length\_lines - 71.

Putting the two criteria listed above together, the formula is as follows:

 $maximum \ coarse\_integration\_time = minimum(70 \times T1 / T2, frame\_length\_lines - 71)$  (EQ 2)

There is a limitation of the minimum number of exposure lines, which is one row time for linear mode. In HDR mode, the minimum number of rows required is half of the ratio T1/T2.


### **Motion Compensation**

	In typical multi-exposure HDR systems, motion artifacts can be created when objects move during the T1 or T2 integration time. When this happens, edge artifacts can potentially be visible and might look like a ghosting effect.
	To correct this, the AR0331 has special 2D motion compensation circuitry that detects motion artifacts and corrects the image.
	The motion compensation feature can be enabled by setting $R0x318C[14] = 1$ . Additional parameters are available to control the extent of motion detection and correction as per the requirements of the specific application. For more information, refer to the AR0331 Register Reference document and the AR0331 Developer Guide.
Reset	
	The AR0331 may be reset by the RESET_BAR pin (active LOW) or the reset register.
Hard Reset of Logic	
	The RESET_BAR pin can be connected to an external RC circuit for simplicity. The recommended RC circuit uses a $10k\Omega$ resistor and a $0.1\mu$ F capacitor. The rise time for the RC circuit is $1\mu$ s maximum.
Soft Reset of Logic	
	Soft reset of logic is controlled by the R0x301A Reset register. Bit 0 is used to reset the digital logic of the sensor. Furthermore, by asserting the soft reset, the sensor aborts the current frame it is processing and starts a new frame. This bit is a self-resetting bit and also returns to "0" during two-wire serial interface reads.
Sensor DI I	

## Sensor PLL

### VCO

### Figure 20: PLL Dividers Affecting VCO Frequency




The sensor contains a phase-locked loop (PLL) that is used for timing generation and control. The required VCO clock frequency is attained through the use of a pre-PLL clock divider followed by a multiplier. The PLL multiplier should be an even integer. If an odd integer (M) is programmed, the PLL will default to the lower (M-1) value to maintain an even multiplier value. The multiplier is followed by a set of dividers used to generate the output clocks required for the sensor array, the pixel analog and digital readout paths, and the output parallel and serial interfaces. Use of the PLL is required when using the HiSPi interface.

## **Dual Readout Paths**


There are two readout paths within the sensor digital block. The sensor PLL should be configured such that the total pixel rate across both readout paths is equal to the output pixel rate. For example, if CLK\_PIX is 74.25 MHz in a 4-lane HiSPi configuration, the CLK\_OP should be equal to 37.125 MHz.






The sensor row timing calculation refers to each data-path individually. For example, the sensor default configuration uses 1100 clocks per row (line\_length\_pck) to output 1928 active pixels per row. The aggregate clocks per row seen by the receiver will be 2200 clocks (1100 x 2 readout paths).

### **Parallel PLL Configuration**





The maximum output of the parallel interface is 74.25 MPixel/s. This will limit the readout clock (CLK\_PIX) to 37.125 MPixel/s. The sensor will not use the  $F_{SERIAL}$ ,  $F_{SERI-AL}$ , or CLK\_OP when configured to use the parallel interface.

Parameter	Symbol	Min	Max	Unit			
External Clock	EXTCLK	6	48	MHz			
VCO Clock	F <sub>VCO</sub>	384	768	MHz			
Readout Clock	CLK_PIX		37.125	Mpixel/s			
Output Clock	CLK_OP		74.25	Mpixel/s			


#### Table 10:PLL Parameters for the Parallel Interface

Table 11: Example PLL Configuration for the Parallel Interface	11: Exa	le PLL Configuration for the	Parallel Interface
--	---------	------------------------------	--------------------

Parameter	Value	Output
F <sub>VCO</sub>		445.5 MHz (Max)
vt_sys_clk_div	1	
vt_pix_clk_div	6	
CLK_PIX		37.125 MPixel/s (= 445.5MHz / 12)
CLK_OP		74.25 MPixel/s (= 445.5MHz / 6)
Output pixel rate		74.25 MPixel/s

# **Serial PLL Configuration**

### Figure 23: PLL for the Serial Interface



The PLL must be enabled when HiSPi mode is selected. The sensor will use op\_sys\_clk\_div and op\_pix\_clk\_div to configure the output clock per lane (CLK\_OP). The configuration will depend on the number of active lanes (1, 2, or 4) configured. To configure the sensor protocol and number of lanes, refer to "Serial Configuration" on page 22.



Parameter	Symbol	Min	Max	Unit	
External Clock	EXTCLK	6	48	MHz	
VCO Clock	F <sub>VCO</sub>	384	768	MHz	
Readout Clock	CLK_PIX		74.25	Mpixel/s	
Output Clock	CLK_OP		37.125	Mpixel/s	
Output Serial Data Rate Per Lane	F <sub>SERIAL</sub>	300 (HiSPi)	700 (HiSPi)	Mbps	
Output Serial Clock Speed Per Lane	F <sub>SERIAL</sub> CLK	150 (HiSPi)	350(HiSPi)	MHz	

### Table 12: PLL Parameters for the Serial Interface

Configure the serial output so that it adheres to the following rules:

- The maximum data-rate per lane (F<sub>SERIAL</sub>) is 700 Mbps/lane (HiSPi).
- Configure the output pixel rate per lane (CLK\_OP) so that the sensor output pixel rate matches the peak pixel rate (2 x CLK\_PIX).
  - 4-lane: 4 x CLK\_OP = 2 x CLK\_PIX = Pixel Rate (max: 148.5 Mpixel/s)
  - 2-lane: 2 x CLK\_OP = 2 x CLK\_PIX = Pixel Rate (max: 74.25 Mpixel/s)
  - 1-lane: 1 x CLK\_OP = 2 x CLK\_PIX = Pixel Rate (max: 37.125 Mpixel/s)

	4-lane			2-lane		1-lane		
Parameter	16-bit	14-bit	12-bit	10-bit	12-bit	10-bit	10-bit	Units
F <sub>VCO</sub>	594	519.75	445.5	742.5	445.5	742.5	742.5	MHz
vt_sys_clk_div	1	1	1	2	1	2	4	
vt_pix_clk_div	8	7	6	5	12	10	10	
op_sys_clk_div	1	1	1	2	1	2	2	
op_pix_clk_div	16	14	12	10	12	10	10	
F <sub>SERIAL</sub>	594	519.75	445.5	371.25	445.5	371.25	371.25	MHz
F <sub>SERIAL_CLK</sub>	297	259.875	222.75	185.63	222.75	185.63	185.63	MHz
CLK_PIX	74.25	74.25	74.25	74.25	37.125	37.125	18.563	Mpixel/s
CLK_OP	37.125	37.125	37.125	37.125	37.125	37.125	37.125	Mpixel/s
Pixel Rate	148.5	148.5	148.5	148.5	74.25	74.25	37.125	Mpixel/s

 Table 13:
 Example PLL Configurations for the Serial Interface

### Stream/Standby Control

The sensor supports a soft standby mode. In this mode, the external clock can be optionally disabled to further minimize power consumption. If this is done, then the "Power-Up Sequence" on page 62 must be followed. When the external clock is disabled, the sensor will be unresponsive to register writes and other operations.

Soft Standby is a low-power state that is controlled through register R0x301A[2]. The sensor will go to Standby after completion of the current frame readout. When the sensor comes back from Soft Standby, previously written register settings are still maintained. Soft Standby will not occur if the Trigger pin is held high.

A specific sequence needs to be followed to enter and exit from Soft Standby.

Entering Soft Standby:

- 1. Set R0x301A[12] = 1 if serial mode was used
- 2. Set R0x301A[2] = 0 and drive Trigger pin low.

3. Turn off external clock to further minimize power consumption

Exiting Soft Standby:

- 1. Enable external clock if it was turned off
- 2. Set R0x301A[2] = 1 or drive Trigger pin high.
- 3. Set R0x301A[12] = 0 if serial mode is used

# **Sensor Readout**

### **Image Acquisition Modes**

The AR0331 supports two image acquisition modes:

- Electronic rolling shutter (ERS) mode This is the normal mode of operation. When the AR0331 is streaming, it generates frames at a fixed rate, and each frame is integrated (exposed) using the ERS. When the ERS is in use, timing and control logic within the sensor sequences through the rows of the array, resetting and then reading each row in turn. In the time interval between resetting a row and subsequently reading that row, the pixels in the row integrate incident light. The integration (exposure) time is controlled by varying the time between row reset and row readout. For each row in a frame, the time between row reset and row readout is the same, leading to a uniform integration time across the frame. When the integration time is changed (by using the two-wire serial interface to change register settings), the timing and control logic controls the transition from old to new integration time in such a way that the stream of output frames from the AR0331 switches cleanly from the old integration time to the new while only generating frames with uniform integration. See "Changes to Integration Time" in the AR0331 Register Reference.
  - Global reset mode

This mode can be used to acquire a single image at the current resolution. In this mode, the end point of the pixel integration time is controlled by an external electromechanical shutter, and the AR0331 provides control signals to interface to that shutter.

The benefit of using an external electromechanical shutter is that it eliminates the visual artifacts associated with ERS operation. Visual artifacts arise in ERS operation, particularly at low frame rates, because an ERS image effectively integrates each row of the pixel array at a different point in time.

### **Window Control**

The sequencing of the pixel array is controlled by the x\_addr\_start, y\_addr\_start, x\_ad-dr\_end, and y\_addr\_end registers.


### **Readout Modes**

#### **Horizontal Mirror**

When the horiz\_mirror bit (R0x3040[14]) is set in the read\_mode register, the order of pixel readout within a row is reversed, so that readout starts from  $x_addr_end + 1$  and ends at  $x_addr_start$ . Figure 24 on page 33 shows a sequence of 6 pixels being read out with R0x3040[14] = 0 and R0x3040[14] = 1.







### **Vertical Flip**

When the vert\_flip bit (R0x3040[15]) is set in the read\_mode register, the order in which pixel rows are read out is reversed, so that row readout starts from  $y_addr_end$  and ends at  $y_addr_start$ . Figure 30 shows a sequence of 6 rows being read out with R0x3040[15] = 0 and R0x3040[15] = 1.








# Subsampling


The AR0331 supports subsampling. Subsampling allows the sensor to read out a smaller set of active pixels by either skipping, binning, or summing pixels within the readout window. The following examples are configured to use either 2x2 or 3x3 subsampling.

### Figure 26: Horizontal Binning in the AR0331 Sensor



Horizontal binning is achieved either in the pixel readout or the digital readout. The sensor will sample the combined 2x or 3x adjacent pixels within the same color plane.

### Figure 27: Vertical Row Binning in the AR0331 Sensor



Vertical row binning is applied in the pixel readout. Row binning can be configured as 2x or 3x rows within the same color plane.

Pixel skipping can be configured up to 2x and 3x in both the x-direction and y-direction. Skipping pixels in the x-direction will not reduce the row time. Skipping pixels in the y-direction will reduce the number of rows from the sensor effectively reducing the frame time. Skipping will introduce image artifacts from aliasing. Refer to the AR0331 Developer Guide for details on configuring skipping, binning, and summing modes for color and monochrome operation.



# Sensor Frame Rate

The time required to read out an image frame ( $T_{FRAME}$ ) can be derived from the number of clocks required to output each image and the pixel clock.

The frame-rate is the inverse of the frame period.

(EQ 3)


The number of clocks can be simplified further into the following parameters:

- The number of clocks required for each sensor row (*line\_length\_pck*) This parameter also determines the sensor row period when referenced to the sensor readout clock. ( $T_{ROW}$  = line\_length\_pck x 1/CLK\_PIX)
- The number of row periods per frame (*frame\_length\_lines*)
- An extra delay between frames used to achieve a specific output frame period (*extra\_delay*)

 $T_{FRAME}=1/(CLK_PIX) \times [frame_length_lines \times line_length_pck + extra_delay]$ 

(EQ 4)

### Figure 28: Frame Period Measured in Clocks



frame\_length\_lines = active rows + VB

# Row Period (T<sub>ROW</sub>)

*line\_length\_pck* will determine the number of clock periods per row and the row period  $(T_{ROW})$  when combined with the sensor readout clock. *line\_length\_pck* includes both the active pixels and the horizontal blanking time per row. The sensor utilizes two readout paths, as seen in Figure 21 on page 29, allowing the sensor to output two pixels during each pixel clock.

The minimum *line\_length\_pck* is defined as the maximum of the following three equations:

### ADC Readout Limitation:

$$line\_length\_pck \ge 1100$$
(EQ 5)

Digital Readout Limitation:

$$\frac{1}{3} \times \left[ \frac{x\_addr\_end - x\_addr\_start + 1}{(x\_odd\_inc + 1) \times 0.5} \right]$$
(EQ 6)

**Output Interface Limitations:** 

$$\frac{1}{2} \times \left[ \frac{x\_addr\_end - x\_addr\_start + 1}{(x\_odd\_inc + 1) \times 0.5} \right] + 96$$
(EQ 7)

### **Row Periods Per Frame**

*frame\_length\_lines* determines the number of row periods ( $T_{ROW}$ ) per frame. This includes both the active and blanking rows. The minimum vertical blanking value is defined by the number of OB rows read per frame, two embedded data rows, and two blank rows. A minimum number of idle rows equal to the T2 integration time should be added in HDR mode to allow for changes in integration time by an auto exposure algorithm. For example, if the coarse integration time is 320 lines and the exposure ratio is 16x, then the minimum vertical blanking would be 8 + 2 + 2 + 20 = 32 rows. The minimum (default) number of idle rows is 4.

$$Minimum frame\_length\_lines = \frac{y\_addr\_end - y\_addr\_start + 1}{(y\_odd\_inc + 1)/2} + min\_vertical\_blanking$$
(EQ 8)

The sensor is configured to output frame information in two embedded data rows by setting R0x3064[8] to 1 (default). If R0x3064[8] is set to 0, the sensor will instead output two blank rows. The data configured in the two embedded rows is defined in "Embedded Data and Statistics" on page 45.

Table 14:	Minimum Vertical Blanking Configuration
-----------	---

R0x3180[7:4]	OB Rows	min_vertical_blanking <sup>1</sup>
0x8 (Default)	8 OB Rows	8 OB + 8 = 16
0x4	4 OB Rows	4 OB + 8 = 12
0x2	2 OB Rows	2 OB + 8 = 10

Notes: 1. min\_vertical\_blanking includes the default number (4) of idle rows.




The locations of the OB rows, embedded rows, and blank rows within the frame readout are identified in Figure 29: "Slave Mode Active State and Vertical Blanking," on page 37.

# **Slave Mode**

The slave mode feature of the AR0331 supports triggering the start of a frame readout from a VD signal that is supplied from an external ASIC. The slave mode signal allows for precise control of frame rate and register change updates. The VD signal is an edge triggered input to the trigger pin and must be at least 3 PIXCLK cycles wide.

Figure 29: Slave Mode Active State and Vertical Blanking





If the slave mode is disabled, the new frame will begin after the extra delay period is finished.

The slave mode will react to the rising edge of the input VD signal if it is in an active state. When the VD signal is received, the sensor will begin the frame readout and the slave mode will remain inactive for the period of one frame time plus 16 clock periods ( $T_{FRAME}$  + (16 / CLK\_PIX)). After this period, the slave mode will re-enter the active state and will respond to the VD signal.



Figure 30: Slave Mode Example with Equal Integration and Frame Readout Periods






The row shutter and read operations will stop when the slave mode becomes active and is waiting for the VD signal. The following should be considered when configuring the sensor to use the slave mode:

- 1. The frame period ( $T_{FRAME}$ ) should be configured to be less than the period of the input VD signal. The sensor will disregard the input VD signal if it appears before the frame readout is finished.
- 2. If the sensor integration time is configured to be less than the frame period, then the sensor will not have reset all of the sensor rows before it begins waiting for the input VD signal. This error can be minimized by configuring the frame period to be as close as possible to the desired frame rate (period between VD signals).



#### Figure 31: Slave Mode Example Where the Integration Period is Half of the Frame Readout Period

The sensor read pointer will have paused at row 0 while the shutter pointer pauses at row N/2. The extra integration caused by the slave mode delay will only be seen by rows 0 to N/2. The example below is for a frame readout period of 16.6ms while the integration time is configured to 8.33ms.



When the slave mode becomes active, the sensor will pause both row read and row reset operations. (Note: The row integration period is defined as the period from row reset to row read.) The frame-time should therefore be configured so that the slave mode "wait period" is as short as possible. In the case where the sensor integration time is shorter than the frame time, the "wait period" will only increase the integration of the rows that have been reset following the last VD pulse.

The period between slave mode pulses must also be greater than the frame period. If the rising edge of the VD pulse arrives while the slave mode is inactive, the VD pulse will be ignored and will wait until the next VD pulse has arrived.

To enter slave mode:

- 1. While in soft-standby, set R0x30CE[4] = 1 to enter slave mode.
- 2. Enable the input pins (TRIGGER) by setting R0x301A[8] = 1.
- 3. Enable streaming by setting R0x301A[2] = 1.
- 4. Apply sync-pulses to the TRIGGER input.

# Frame Readout

The sensor readout begins with vertical blanking rows followed by the active rows. The frame readout period can be defined by the number of row periods within a frame (*frame\_length\_lines*) and the row period (*line\_length\_pck/clk\_pix*). The sensor will read the first vertical blanking row at the beginning of the frame period and the last active row at the end of the row period.

### Figure 32: Example of the Sensor Output of a 1928 x 1088 Frame at 60 fps

The frame valid and line valid signals mentioned in this diagram represent internal signals within the sensor. The SYNC codes represented in this diagram represent the HiSPi Streaming-SP protocol.




Figure 32 aligns the frame integration and readout operation to the sensor output. It also shows the sensor output using the HiSPi Streaming-SP protocol. Different sensor protocols will list different SYNC codes.


Table 15:	Serial SYNC Codes Included with Each Protocol Included with the AR0331 Sensor
-----------	---

Interface/Protocol	Start of Vertical Blanking Row (SOV)	Start of Frame (SOF)	End of Line (EOL)	End of Frame (EOF)		
Parallel	Parallel interface uses F	RAME VALID (FV)	and LINE VALID (LV) ou	tputs to denote sta	art and end of line and frame.	
HiSPi Streaming-S	Required	ed Unsupported Required		Unsupported	Unsupported	
HiSPi Streaming-SP	Required	Required	Required	Unsupported	Unsupported	
HiSPi Packetized SP	Unsupported	Required	Required	Required	Required	

Figure 33 illustrates how the sensor active readout time can be minimized while reducing the frame rate. 1125 VB rows were added to the output frame to reduce the 1928 x1088 frame rate from 60 fps to 30 fps without increasing the delay between the readout of the first and last active row.

### Figure 33: Example of the Sensor Output of a 1928 x1088 Frame at 30 fps

The frame valid and line valid signals mentioned in this diagram represent internal signals within the sensor. The SYNC codes represented in this diagram represent the HiSPi Streaming-SP protocol.





# **Changing Sensor Modes**

# **Register Changes**

All register writes are delayed by one frame. A register that is written to during the readout of frame n will not be updated to the new value until the readout of frame n+2. This includes writes to the sensor gain and integration registers.


### **Real-Time Context Switching**

In the AR0331, the user may switch between two full register sets A and B by writing to a context switch change bit in R0x30B0[13]. When the context switch is configured to context A the sensor will reference the context A registers. If the context switch is changed from A to B during the readout of frame n, the sensor will then reference the context B *coarse\_integration\_time* registers in frame n+1 and all other context B registers at the beginning of reading frame n+2. The sensor will show the same behavior when changing from context B to context A.

### Table 16: List of Configurable Registers for Context A and Context B

Conte	xt A	Context B				
Register Description	Address	Register Description	Address			
coarse_integration_time	0x3012	coarse_integration_time_cb	0x3016			
line_length_pck	0x300C	line_length_pck_cb	0x303E			
frame_length_lines	0x300A	frame_length_lines_cb	0x30AA			
row_bin	0x3040[12]	row_bin_cb	0x3040[10]			
col_bin	0x3040[13]	col_bin_cb	0x3040[11]			
fine_gain	0x3060[3:0]	fine_gain_cb	0x3060[11:8]			
coarse_gain	0x3060[5:4]	coarse_gain_cb	0x3060[13:12]			
x_addr_start	0x3004	x_addr_start_cb	0x308A			
y_addr_start	0x3002	y_addr_start_cb	0x308C			
x_addr_end	0x3008	x_addr_end_cb	0x308E			
y_addr_end	0x3006	y_addr_end_cb	0x3090			
y_odd_inc	0x30A6	y_odd_inc_cb	0x30A8			
x_odd_inc	0x30A2	x_odd_inc_cb	0x30AE			
green1_gain	0x3056	green1_gain_cb	0x30BC			
blue_gain	0x3058	blue_gain_cb	0x30BE			
red_gain	0x305A	red_gain_cb	0x30C0			
green2_gain	0x305C	green2_gain_cb	0x30C2			
global_gain	0x305E	global_gain_cb	0x30C4			
operation_mode_ctrl	0x3082	operation_mode_ctrl_cb	0x3084			
bypass_pix_comb	0x318E[13:12]	bypass_pix_comb_cb	0x318E[15:14]			





### Figure 34: Example of Changing the Sensor from Context A to Context B

# Combi Mode

To facilitate faster switching between linear and HDR modes, the AR0331 includes a Combi Mode feature. When enabled, Combi Mode loads a single (HDR) sequencer. When switching from HDR to linear modes, the sequencer remains the same, but only the T1 image is output. While not optimized for linear mode operation, it allows faster mode switching as a new sequencer load is not needed. Combi Mode is enabled by setting bit R0x30BA[8]. See the AR0331 Developer Guide for more information on Combi Mode.


### Compression

When the AR0331 is configured for linear mode operation, the sensor can optionally compress 12-bit data to 10-bit using A-law compression. The compression is applied after the data pedestal has been added to the data. See "Pedestals" on page 25.

The A-law compression is disabled by default and can be enabled by setting R0x31D0 from "0" to "1".

Table 17:	A-Law Compression Table for 12-10 bits
-----------	--

		Input Values										Co	omp	ress	ed C	odew	ord					
Input Range	11	10	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0
0 to 127	0	0	0	0	0	а	b	с	d	е	f	g	0	0	0	а	b	с	d	е	f	g
128 to 255	0	0	0	0	1	а	b	с	d	е	f	g	0	0	1	а	b	с	d	е	f	g
256 to 511	0	0	0	1	а	b	С	d	е	f	g	Х	0	1	0	а	b	с	d	е	f	g
512 to 1023	0	0	1	а	b	с	d	е	f	g	Х	Х	0	1	1	а	b	с	d	е	f	g
1024 to 2047	0	1	а	b	С	d	е	f	g	h	Х	Х	1	0	а	b	С	d	е	f	g	h
2048 to 4095	1	а	b	С	d	е	f	g	h	Х	Х	Х	1	1	а	b	С	d	е	f	g	h



### **Temperature Sensor**

The AR0331 sensor has a built-in PTAT-based temperature sensor, accessible through registers, that is capable of measuring die junction temperature.

The temperature sensor can be enabled by writing R0x30B4[0]=1 and R0x30B4[4]=1. After this, the temperature sensor output value can be read from R0x30B2[9:0].

The value read out from the temperature sensor register is an ADC output value that needs to be converted downstream to a final temperature value in degrees Celsius. Since the PTAT device characteristic response is quite linear in the temperature range of operation required, a simple linear function in the format of the equation below can be used to convert the ADC output value to the final temperature in degrees Celsius.

$$Temperature = slope \times R0x30B2[9:0] + T_0$$
(EQ 9)

For this conversion, a minimum of two known points are needed to construct the line formula by identifying the slope and y-intercept " $T_0$ ". These calibration values can be read from registers R0x30C6 and R0x30C8, which correspond to value read at 70°C and 55°C respectively. Once read, the slope and y-intercept values can be calculated and used in Equation 9.

For more information on the temperature sensor registers, refer to the AR0331 Register Reference.

# **Embedded Data and Statistics**

The AR0331 has the capability to output image data and statistics embedded within the frame timing. There are two types of information embedded within the frame readout.

- Embedded Data: If enabled, these are displayed on the two rows immediately before the first active pixel row is displayed.
- Embedded Statistics: If enabled, these are displayed on the two rows immediately after the last active pixel row is displayed.

### Figure 35: Frame Format with Embedded Data Lines Enabled

Register Data	
Image	HBlank
Status & Statistics Data	
VBlank	

### **Embedded Data**

Note:

The embedded data contains the configuration of the image being displayed. This includes all register settings used to capture the current frame. The registers embedded in these rows are as follows:


Line 1: Registers R0x3000 to R0x312F

Line 2: Registers R0x3136 to R0x31BF, R0x31D0 to R0x31FF

All undefined registers will have a value of 0.

The format of the embedded register data transmission is defined per the embedded data section of the SMIA Function Specification.

In parallel mode, since the pixel word depth is 12 bits/pixel, the sensor 16-bit register data will be transferred over 2 pixels where the register data will be broken up into 8 MSB and 8 LSB. The alignment of the 8-bit data will be on the 8 MSB bits of the 12-bit pixel word. For example, if a register value of 0x1234 is to be transmitted, it will be transmitted over two, 12-bit pixels as follows: 0x120, 0x340.



### **Embedded Statistics**

The embedded statistics contain frame identifiers and histogram information of the image in the frame. This can be used by downstream auto-exposure algorithm blocks to make decisions about exposure adjustment.

This histogram is divided into 244 bins with a bin spacing of 64 evenly spaced bins for digital code values 0 to  $2^8$ , 120 evenly spaced bins for values  $2^8$  to  $2^{12}$ , 60 evenly spaced bins for values  $2^{12}$  to  $2^{16}$ . In HDR with a 16x exposure ratio, this approximately corresponds to the T1 and T2 exposures respectively. The statistics found in line 2 are for backwards compatibility. It is recommended that auto exposure algorithms be developed using the histogram statistics on line 1.

The first pixel of each line in the embedded statistics is a tag value of 0x0B0. This signifies that all subsequent statistics data is 10 bit data aligned to the MSB of the 12-bit pixel.

Figure 36 summarizes how the embedded statistics transmission looks like. It should be noted that data, as shown in Figure 36, is aligned to the MSB of each word:

### Figure 36: Format of Embedded Statistics Output within a Frame

	data_format_ code = 8'h0B	# words = 10'h1EC	{2'b00,frame _count MSB}	{2'b00,frame _count LSB}	{2'b00,frame _ID MSB}	{2'b00,frame _ID LSB}	histogram bin0 [19:10]	histogram bin0 [9:0]		
stats line 1			histogram bin1 [19:0]	histogram bin1 [9:0]		histogram bin243 [19:0]	histogram bin243 [9:0]	8'h07	8'h07	
				×						
	data_format_ code = 8'h0B	# words = 10'h00C	mean [19:10]	mean [9:0]	histBegin [19:10]	histBegin [9:0]	histEnd [19:10]	histEnd [9:0]		
stats line 2			lowEndMean [19:10]	lowEndMean [9:0]	perc_lowEnd [19:10]	perc_lowEnd [9:0]	norm_abs_ dev [19:10]	norm_abs_ dev [9:0]	8'h07	

The statistics embedded in these rows are as follows:

Line 1:

- 0x0B0 identifier
- Register 0x303A frame\_count
- Register 0x31D2 frame ID
- Histogram data histogram bins 0-243

Line 2:

- 0x0B0 (TAG)
- Mean
- Histogram Begin
- Histogram End
- Low End Histogram Mean
- Percentage of Pixels Below Low End Mean
- Normal Absolute Deviation

# **Test Patterns**

The AR0331 has the capability of injecting a number of test patterns into the top of the datapath to debug the digital logic. With one of the test patterns activated, any of the datapath functions can be enabled to exercise it in a deterministic fashion. Test patterns are selected by Test\_Pattern\_Mode register (R0x3070). Only one of the test patterns can be enabled at a given point in time by setting the Test\_Pattern\_Mode register according to Table 18. When test patterns are enabled the active area will receive the value specified by the selected test pattern and the dark pixels will receive the value in Test\_Pattern\_Green (R0x3074 and R0x3078) for green pixels, Test\_Pattern\_Blue (R0x3076) for blue pixels, and Test\_Pattern\_Red (R0x3072) for red pixels.

### Table 18: Test Pattern Modes

Test_Pattern_Mode	Test Pattern Output
0	No test pattern (normal operation)
1	Solid color test pattern
2	100% Vertical Color Bars test pattern
3	Fade-to-Gray Vertical Color Bars test pattern
256	Walking 1s test pattern (12-bit)

### Solid Color

When the color field mode is selected, the value for each pixel is determined by its color. Green pixels will receive the value in Test\_Pattern\_Green, red pixels will receive the value in Test\_Pattern\_Red, and blue pixels will receive the value in Test\_Pattern\_Blue.

### **Vertical Color Bars**


When the vertical color bars mode is selected, a typical color bar pattern will be sent through the digital pipeline.

### Walking 1s

When the walking 1s mode is selected, a walking 1s pattern will be sent through the digital pipeline. The first value in each row is 1.

# **Two-Wire Serial Register Interface**

	The two-wire serial interface bus enables read/write access to control and status registers within the AR0331. The interface protocol uses a master/slave model in which a master controls one or more slave devices. The sensor acts as a slave device. The master generates a clock (SCLK) that is an input to the sensor and is used to synchronize transfers. Data is transferred between the master and the slave on a bidirectional signal (SDATA). SDATA is pulled up to VDD_IO off-chip by a $1.5k\Omega$ resistor. Either the slave or master device can drive SDATA LOW—the interface protocol determines which device is allowed to drive SDATA at any given time.
	The protocols described in the two-wire serial interface specification allow the slave device to drive SCLKLOW; the AR0331 uses SCLK as an input only and therefore never drives it LOW.
Protocol	
	<ul> <li>Data transfers on the two-wire serial interface bus are performed by a sequence of low-level protocol elements:</li> <li>1. a (repeated) start condition</li> <li>2. a slave address/data direction byte</li> <li>3. an (a no) acknowledge bit</li> <li>4. a message byte</li> <li>5. a stop condition</li> </ul>
	The bus is idle when both SCLK and SDATA are HIGH. Control of the bus is initiated with a start condition, and the bus is released with a stop condition. Only the master can generate the start and stop conditions.
Start Condition	
	A start condition is defined as a HIGH-to-LOW transition on SDATA while SCLK is HIGH. At the end of a transfer, the master can generate a start condition without previously generating a stop condition; this is known as a "repeated start" or "restart" condition.
Stop Condition	
	A stop condition is defined as a LOW-to-HIGH transition on SDATA while SCLK is HIGH.
Data Transfer	
	Data is transferred serially, 8 bits at a time, with the MSB transmitted first. Each byte of data is followed by an acknowledge bit or a no-acknowledge bit. This data transfer mechanism is used for the slave address/data direction byte and for message bytes.
	One data bit is transferred during each SCLK clock period. SDATA can change when SCLK is LOW and must be stable while SCLK is HIGH.




# Slave Address/Data Direction Byte

	Bits [7:1] of this byte represent the device slave address and bit [0] indicates the data transfer direction. A "0" in bit [0] indicates a WRITE, and a "1" indicates a READ. The default slave addresses used by the AR0331 are 0x20 (write address) and 0x21 (read address) in accordance with the specification. Alternate slave addresses of 0x30 (write address) and 0x31 (read address) can be selected by enabling and asserting the SADDR input.
	An alternate slave address can also be programmed through R0x31FC.
Message Byte	
	Message bytes are used for sending register addresses and register write data to the slave device and for retrieving register read data.
Acknowledge Bit	
	Each 8-bit data transfer is followed by an acknowledge bit or a no-acknowledge bit in the SCLK clock period following the data transfer. The transmitter (which is the master when writing, or the slave when reading) releases SDATA. The receiver indicates an acknowledge bit by driving SDATA LOW. As for data transfers, SDATA can change when SCLK is LOW and must be stable while SCLK is HIGH.
No-Acknowledge Bit	
	The no-acknowledge bit is generated when the receiver does not drive SDATA LOW during the SCLK clock period following a data transfer. A no-acknowledge bit is used to terminate a read sequence.
Typical Sequence	
	A typical READ or WRITE sequence begins by the master generating a start condition on the bus. After the start condition, the master sends the 8-bit slave address/data direction byte. The last bit indicates whether the request is for a read or a write, where a "0" indi- cates a write and a "1" indicates a read. If the address matches the address of the slave device, the slave device acknowledges receipt of the address by generating an acknowl- edge bit on the bus.
	If the request was a WRITE, the master then transfers the 16-bit register address to which the WRITE should take place. This transfer takes place as two 8-bit sequences and the slave sends an acknowledge bit after each sequence to indicate that the byte has been received. The master then transfers the data as an 8-bit sequence; the slave sends an acknowledge bit at the end of the sequence. The master stops writing by generating a (re)start or stop condition.
	If the request was a READ, the master sends the 8-bit write slave address/data direction byte and 16-bit register address, the same way as with a WRITE request. The master then generates a (re)start condition and the 8-bit read slave address/data direction byte, and clocks out the register data, 8 bits at a time. The master generates an acknowledge bit after each 8-bit transfer. The slave's internal register address is automatically incre- mented after every 8 bits are transferred. The data transfer is stopped when the master sends a no-acknowledge bit.

# Single READ from Random Location

This sequence (Figure 37) starts with a dummy WRITE to the 16-bit address that is to be used for the READ. The master terminates the WRITE by generating a restart condition. The master then sends the 8-bit read slave address/data direction byte and clocks out one byte of register data. The master terminates the READ by generating a no-acknowl-edge bit followed by a stop condition. Figure 37 shows how the internal register address maintained by the AR0331 is loaded and incremented as the sequence proceeds.


### Figure 37: Single READ from Random Location



# Single READ from Current Location

This sequence (Figure 38) performs a read using the current value of the AR0331 internal register address. The master terminates the READ by generating a no-acknowledge bit followed by a stop condition. The figure shows two independent READ sequences.


### Figure 38: Single READ from Current Location



# Sequential READ, Start from Random Location

This sequence (Figure 39) starts in the same way as the single READ from random location (Figure 37). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte READs until "L" bytes have been read.






# Sequential READ, Start from Current Location

This sequence (Figure 40) starts in the same way as the single READ from current location (Figure 38). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte READs until "L" bytes have been read.


### Figure 40: Sequential READ, Start from Current Location



### **Single WRITE to Random Location**

This sequence (Figure 41) begins with the master generating a start condition. The slave address/data direction byte signals a WRITE and is followed by the HIGH then LOW bytes of the register address that is to be written. The master follows this with the byte of write data. The WRITE is terminated by the master generating a stop condition.


### Figure 41: Single WRITE to Random Location



# Sequential WRITE, Start at Random Location

This sequence (Figure 42) starts in the same way as the single WRITE to random location (Figure 41). Instead of generating a no-acknowledge bit after the first byte of data has been transferred, the master generates an acknowledge bit and continues to perform byte WRITEs until "L" bytes have been written. The WRITE is terminated by the master generating a stop condition.








# **Spectral Characteristics**

# Figure 43: Quantum Efficiency





# **Electrical Specifications**


Unless otherwise stated, the following specifications apply under the following conditions:

 $\begin{array}{l} VDD = 1.8V - 0.10 / + 0.15; VDD\_IO = VDD\_PLL = VAA = VAA\_PIX = 2.8V \pm 0.3V; \\ VDD\_SLVS = 0.4V - 0.1 / + 0.2; T_A = -30^{\circ}C \ to \ +85^{\circ}C; \ output \ load = 10pF; \\ frequency = 74.25 \ MHz; \ HiSPi \ off. \end{array}$ 

# **Two-Wire Serial Register Interface**

The electrical characteristics of the two-wire serial register interface (SCLK, SDATA) are shown in Figure 44 and Table 19.

Figure 44: Two-Wire Serial Bus Timing Parameters




Note: Read sequence: For an 8-bit READ, read waveforms start after WRITE command and register address are issued.

### Table 19: Two-Wire Serial Bus Characteristics

<sup>f</sup>EXTCLK = 27 MHz; VDD = 1.8V; VDD\_IO = 2.8V; VAA = 2.8V; VAA\_PIX = 2.8V; VDD\_PLL = 2.8V; VDD\_DAC = 2.8V; T<sub>A</sub> = 25°C

		Standaı	d Mode	Fast /	Node	
Parameter	Symbol	Min	Max	Min	Max	Unit
SCLK Clock Frequency	<sup>f</sup> SCL	0	100	0	400	KHz
Hold time (repeated) START condition						
After this period, the first clock pulse is generated	<sup>t</sup> HD;STA	4.0	-	0.6	-	μS
LOW period of the SCLK clock	<sup>t</sup> LOW	4.7	-	1.3	-	μS
HIGH period of the SCLK clock	thigh	4.0	-	0.6	-	μS
Set-up time for a repeated START condition	<sup>t</sup> SU;STA	4.7	-	0.6	-	μS
Data hold time	<sup>t</sup> HD;DAT	04	3.45 <sup>5</sup>	0 <sup>6</sup>	0.9 <sup>5</sup>	μS
Data set-up time	<sup>t</sup> SU;DAT	250	-	100 <sup>6</sup>	-	nS
Rise time of both SDATA and SCLK signals	tr	-	1000	20 + 0.1Cb <sup>7</sup>	300	nS
Fall time of both SDATA and SCLK signals	<sup>t</sup> f	-	300	20 + 0.1Cb <sup>7</sup>	300	nS
Set-up time for STOP condition	<sup>t</sup> SU;STO	4.0	-	0.6	-	μS
Bus free time between a STOP and START condition	<sup>t</sup> BUF	4.7	-	1.3	-	μS
Capacitive load for each bus line	Cb	-	400	-	400	pF



#### Table 19:

### **Two-Wire Serial Bus Characteristics (continued)**

<sup>f</sup>EXTCLK = 27 MHz; VDD = 1.8V; VDD IO = 2.8V; VAA = 2.8V; VAA PIX = 2.8V; VDD PLL = 2.8V; VDD DAC = 2.8V;  $T_A = 25^{\circ}C$ 

		Standar	d Mode	Fast	Mode	
Parameter	Symbol	Min	Max	Min	Max	Unit
Serial interface input pin capacitance	CIN_SI	-	3.3	-	3.3	рF
SDATA max load capacitance	CLOAD_SD	-	30	-	30	рF
SDATA pull-up resistor	RSD	1.5	4.7	1.5	4.7	KΩ

1. This table is based on I<sup>2</sup>C standard (v2.1 January 2000). Philips Semiconductor. Notes:

- 2. Two-wire control is I<sup>2</sup>C-compatible.
- 3. All values referred to  $V_{IHmin}$  = 0.9 VDD and  $V_{ILmax}$  = 0.1VDD levels. Sensor EXCLK = 27 MHz.

4. A device must internally provide a hold time of at least 300 ns for the SDATA signal to bridge the undefined region of the falling edge of SCLK.


- 5. The maximum <sup>t</sup>HD;DAT has only to be met if the device does not stretch the LOW period (<sup>t</sup>LOW) of the SCLK signal.
- 6. A Fast-mode I<sup>2</sup>C-bus device can be used in a Standard-mode I<sup>2</sup>C-bus system, but the requirement <sup>t</sup>SU;DAT 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCLK signal. If such a device does stretch the LOW period of the SCLK signal, it must output the next data bit to the SDATA line  $^{t}$ r max +  $^{t}$ SU;DAT = 1000 + 250 = 1250 ns (according to the Standard-mode I<sup>2</sup>C-bus specification) before the SCLK line is released.
- 7. Cb = total capacitance of one bus line in pF.

### I/O Timing

By default, the AR0331 launches pixel data, FV, and LV with the rising edge of PIXCLK. The expectation is that the user captures DOUT[11:0], FV, and LV using the falling edge of PIXCLK.

See Figure 45 below and Table 20 on page 56 for I/O timing (AC) characteristics.

#### Figure 45: I/O Timing Diagram



\*PLL disabled for <sup>t</sup>CP



# Table 20:I/O Timing Characteristics

Symbol	Definition	Condition	Min	Тур	Max	Unit
<sup>f</sup> EXTCLK1	Input clock frequency		6	-	48	MHz
<sup>t</sup> EXTCLK1	Input clock period		20.8	-	166	ns
<sup>t</sup> R	Input clock rise time		-	3	-	ns
<sup>t</sup> F	Input clock fall time		-	3	-	ns
<sup>t</sup> RP	Pixclk rise time		-	4	-	ns
<sup>t</sup> FP	Pixclk fall time		-	4	-	ns
	Clock duty cycle		40	50	60	%
<sup>t</sup> (PIX JITTER)	Jitter on PIXCLK		-	1		ns
<sup>t</sup> СР	EXTCLK to PIXCLK propagation delay	Nominal voltages, PLL Disabled	-	11.3	-	ns
<sup>f</sup> PIXCLK	PIXCLK frequency	Default, Nominal Voltages	6		74.25	MHz
<sup>t</sup> PD	PIXCLK to data valid	Default, Nominal Voltages	_	2.3	_	ns
<sup>t</sup> PFH	PIXCLK to FV HIGH	Default, Nominal Voltages	_	1.5	-	ns
<sup>t</sup> PLH	PIXCLK to LV HIGH	Default, Nominal Voltages	_	2.3	-	ns
<sup>t</sup> PFL	PIXCLK to FV LOW	Default, Nominal Voltages	_	1.5	-	ns
<sup>t</sup> PLL	PIXCLK to LV LOW	Default, Nominal Voltages	_	2	-	ns
CLOAD	Output load capacitance		-	<10	-	pF
CIN	Input pin capacitance		-	2.5	-	pF

Note: I/O timing characteristics are measured under the following conditions:

- Temperature is 25°C ambient

- 10pF load

# **DC Electrical Characteristics**

The DC electrical characteristics are shown in the tables below.

### Table 21: DC Electrical Characteristics

Symbol	Definition	Condition	Min	Тур	Max	Unit
Vdd	Core digital voltage		1.7	1.8	1.95	V
VDD_IO	I/O digital voltage		1.7/2.5	1.8/2.8	1.9/3.1	V
VAA	Analog voltage		2.5	2.8	3.1	V
VAA_PIX	Pixel supply voltage		2.5	2.8	3.1	V
VDD_PLL	PLL supply voltage		2.5	2.8	3.1	V
VDD_SLVS	HiSPi supply voltage		0.3	0.4	0.6	V
Viн	Input HIGH voltage		VDD_IO*0.7	_	_	V
VIL	Input LOW voltage		-	_	VDD_IO*0.3	V
lin	Input leakage current	No pull-up resistor; VIN = VDD_IO or DGND	20	_	-	μA
Voн	Output HIGH voltage		VDD_IO-0.3	-	-	V
Vol	Output LOW voltage		-	_	0.4	V
Іон	Output HIGH current	At specified Voн	-22	-	_	mA
IOL	Output LOW current	At specified VOL	-	_	22	mA

### Caution Stresses greater than those listed in Table 14 may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

### Table 22: Absolute Maximum Ratings

Symbol	Definition	Condition	Min	Max	Unit
VDD_MAX	Core digital voltage		-0.3	2.4	V
VDD_IO_MAX	I/O digital voltage		-0.3	4	V
VAA_MAX	Analog voltage		-0.3	4	V
VAA_PIX	Pixel supply voltage		-0.3	4	V
VDD_PLL	PLL supply voltage		-0.3	4	V
VDD_SLVS_MAX	HiSPi I/O digital voltage		-0.3	2.4	V
t <sub>st</sub>	Storage temperature		-40	85	°C

Note: Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Definition	Condition	Symbol	Min	Тур	Max	Unit
Digital operating current	Streaming, 2048x1536 20 fps	IDD1	_	122	137	mA
I/O digital operating current	Streaming, 2048x1536 20 fps	IDD_IO	-	25	30	mA
Analog operating current	Streaming, 2048x1536 20 fps	IAA	-	32	38	mA
Pixel supply current	Streaming, 2048x1536 20 fps	IAA_PIX	-	7	12	mA
PLL supply current	Streaming, 2048x1536 20 fps	IDD_PLL	-	8	12	mA
Digital operating current	Streaming, 1080p30	IDD1	-	122	137	mA
I/O digital operating current	Streaming, 1080p30	IDD_IO	-	25	30	mA
Analog operating current	Streaming, 1080p30	IAA	-	35	40	mA
Pixel supply current	Streaming, 1080p30	IAA_PIX	-	7	12	mA
PLL supply current	Streaming, 1080p30	IDD_PLL	-	8	12	mA

### Table 23: Operating Current Consumption in Parallel Output and Linear Mode

Notes:

1. Operating currents are measured at the following conditions: VAA = VAA\_PIX = VDD\_PLL = 2.8V

VDD = VDD IO = 1.8V

PLL Enabled and PIXCLK = 74.25 Mhz

T<sub>A</sub> = 25°C

### Table 24: Operating Current Consumption in Parallel Output and HDR Mode

Definition	Condition	Symbol	Min	Тур	Max	Unit
Digital operating current	Streaming, 2048x1536 20 fps	IDD	_	156	173	mA
I/O digital operating current	Streaming, 2048x1536 20 fps	IDD_IO	_	30	35	mA
Analog operating current	Streaming, 2048x1536 20 fps	IAA	_	50	65	mA
Pixel supply current	Streaming, 2048x1536 20 fps	IAA_PIX	_	9	14	mA
PLL supply current	Streaming, 2048x1536 20 fps	IDD_PLL	-	8	12	mA
Digital operating current	Streaming, 1080p30	Idd	_	161	184	mA
I/O digital operating current	Streaming, 1080p30	IDD_IO	-	30	35	mA
Analog operating current	Streaming, 1080p30	IAA	-	54	70	mA
Pixel supply current	Streaming, 1080p30	IAA_PIX	—	9	14	mA
PLL supply current	Streaming, 1080p30	IDD_PLL	-	8	12	mA

Notes: 1. Operating currents are measured at the following conditions: VAA = VAA\_PIX = VDD\_PLL = 2.8V

VDD = VDD IO = 1.8V

PLL Enabled and PIXCLK = 74.25 Mhz  $T_A = 25^{\circ}C$ 

Definition	Condition	Symbol	Min	Тур	Max	Unit
Digital Operating Current	Streaming, 2048x1536 30fps	Idd	-	252	278	mA
Analog Operating Current	Streaming, 2048x1536 30fps	IAA	-	27	35	mA
Pixel Supply Current	Streaming, 2048x1536 30fps	IAA_PIX	-	5	10	mA
PLL Supply Current	Streaming, 2048x1536 30fps	IDD_PLL	-	8	12	mA
SLVS Supply Current	Streaming, 2048x1536 30fps	IDD_SLVS	-	22	26	mA
Digital Operating Current	Streaming, 1080p60	Idd	-	276	302	mA
Analog Operating Current	Streaming, 1080p60	IAA	-	37	45	mA
Pixel Supply Current	Streaming, 1080p60	IAA_PIX	-	7	12	mA
PLL Supply Current	Streaming, 1080p60	IDD_PLL	-	8	12	mA
SLVS Supply Current	Streaming, 1080p60	IDD_SLVS	_	22	26	mA

### Table 25: Operating Current in HiSPi (HiVCM) Output and Linear Mode

Notes: 1. Operating currents are measured at the following conditions:

VAA=VAA\_PIX= VDD\_PLL=2.8V VDD =VDD\_IO= 1.8V VDD SLVS = 1.8V

PLL Enabled and PIXCLK=74.25Mhz T<sub>A</sub> = 25°C

### Table 26: Operating Current in HiSPi (HiVCM) Output and HDR Mode

Definition	Condition	Symbol	Min	Тур	Max	Unit
Digital Operating Current	Streaming, 2048x1536 30fps	IDD	-	317	358	mA
Analog Operating Current	Streaming, 2048x1536 30fps	IAA	-	45	55	mA
Pixel Supply Current	Streaming, 2048x1536 30fps	IAA_PIX	-	8	13	mA
PLL Supply Current	Streaming, 2048x1536 30fps	IDD_PLL	-	8	12	mA
SLVS Supply Current	Streaming, 2048x1536 30fps	IDD_SLVS	-	22	26	mA
Digital Operating Current	Streaming, 1080p60	Idd	-	323	358	mA
Analog Operating Current	Streaming, 1080p60	IAA	-	55	70	mA
Pixel Supply Current	Streaming, 1080p60	IAA_PIX	-	9	14	mA
PLL Supply Current	Streaming, 1080p60	IDD_PLL	-	8	12	mA
SLVS Supply Current	Streaming, 1080p60	IDD_SLVS	_	24	28	mA

Notes: 1. Operating currents are measured at the following conditions:

VAA=VAA\_PIX= VDD\_PLL=2.8V VDD = VDD\_IO= 1.8V VDD\_SLVS = 1.8V PLL Enabled and PIXCLK=74.25MHz  $T_A = 25^{\circ}C$ 

Definition	Condition	Symbol	Min	Тур	Max	Unit
Digital Operating Current	Streaming, 2048x1536 30fps	Idd	-	252	278	mA
Analog Operating Current	Streaming, 2048x1536 30fps	IAA	_	27	35	mA
Pixel Supply Current	Streaming, 2048x1536 30fps	IAA_PIX	_	5	10	mA
PLL Supply Current	Streaming, 2048x1536 30fps	IDD_PLL	_	8	12	mA
SLVS Supply Current	Streaming, 2048x1536 30fps	IDD_SLVS	_	9	13	mA
Digital Operating Current	Streaming, 1080p60	IDD	_	276	302	mA
Analog Operating Current	Streaming, 1080p60	IAA	_	37	45	mA
Pixel Supply Current	Streaming, 1080p60	IAA_PIX	_	7	12	mA
PLL Supply Current	Streaming, 1080p60	IDD_PLL	-	8	12	mA
SLVS Supply Current	Streaming, 1080p60	IDD_SLVS	_	9	13	mA

### Table 27: Operating Current in HiSPi (SLVS) Output and Linear Mode

Notes: 1. Operating currents are measured at the following conditions:

VAA=VAA\_PIX= VDD\_PLL=2.8V VDD =VDD\_IO= 1.8V

VDD\_SLVS = 0.4V PLL Enabled and PIXCLK=74.25Mhz  $T_A = 25^{\circ}C$ 

### Table 28: Operating Current in HiSPi (SLVS) Output and HDR Mode

Definition	Condition	Symbol	Min	Тур	Max	Unit
Digital Operating Current	Streaming, 2048x1536 30fps	IDD	-	317	358	mA
Analog Operating Current	Streaming, 2048x1536 30fps	IAA	-	45	55	mA
Pixel Supply Current	Streaming, 2048x1536 30fps	IAA_PIX	-	8	13	mA
PLL Supply Current	Streaming, 2048x1536 30fps	IDD_PLL	-	8	12	mA
SLVS Supply Current	Streaming, 2048x1536 30fps	IDD_SLVS	-	9	13	mA
Digital Operating Current	Streaming, 1080p60	Idd	-	323	358	mA
Analog Operating Current	Streaming, 1080p60	IAA	-	55	70	mA
Pixel Supply Current	Streaming, 1080p60	IAA_PIX	-	9	14	mA
PLL Supply Current	Streaming, 1080p60	IDD_PLL	-	8	12	mA
SLVS Supply Current	Streaming, 1080p60	IDD_SLVS	-	9	13	mA

Notes: 1. Operating currents are measured at the following conditions:

VAA=VAA\_PIX= VDD\_PLL=2.8V VDD = VDD\_IO= 1.8V VDD\_SLVS = 0.4V PLL Enabled and PIXCLK=74.25MHz TA = 25°C

# **HiSPi Electrical Specifications**

The ON Semiconductor AR0331 sensor supports both SLVS and HiVCM HiSPi modes. Please refer to the High-Speed Serial Pixel (HiSPi) Interface Physical Layer Specification v2.00.00 for electrical definitions, specifications, and timing information. The VDD\_SLVS supply in this datasheet corresponds to VDD\_TX in the HiSPi Physical Layer Specification. Similarly, VDD is equivalent to VDD\_HiSPi as referenced in the specification. The DLL as implemented on AR0331 is limited in the number of available delay steps and differs from the HiSPi specification as described in this section.

### Table 29: Channel Skew

Measurement Conditions: VDD\_HiSPi = 1.8V;VDD\_HiSPi\_TX = 0.8V; Data Rate =480 Mbps; DLL set to 0

Data Lane Skew in Reference to Clock tCHSKEW1PHY -150 ps				
	Data Lane Skew in Reference to Clock	tCHSKEW1PHY	100	ps

### Table 30: Clock DLL Steps

Measurement Conditions: VDD\_HiSPi = 1.8V;VDD\_HiSPi\_TX = 0.8V; Data DLL set to 0

Clock DLL Step	1	2	3	4	5	Step
Delay at 660 Mbps	0.25	0.375	0.5	0.625	0.75	UI
Eye_opening at 660 Mbps	0.85	0.78	0.71	0.71	0.69	UI

Note: The Clock DLL Steps 6 and 7 are not recommended by ON Semiconductor for the AR0331.

### Table 31: Data DLL Steps

Measurement Conditions: VDD\_HiSPi = 1.8V;VDD\_HiSPi\_TX = 0.8V; Clock DLL set to 0

Data DLL Step	1	2	4	6	Step
Delay at 660 Mbps	0.25	0.375	0.625	0.875	UI
Eye opening at 660 Mbps	0.79	0.84	0.71	0.61	UI

Note: The Data DLL Steps 3, 5, and 7 are not recommended by ON Semiconductor for the AR0331.


# **Power-On Reset and Standby Timing**

### **Power-Up Sequence**

The recommended power-up sequence for the AR0331 is shown in Figure 46. The available power supplies (VDD\_IO, VDD, VDD\_SLVS, VDD\_PLL, VAA, VAA\_PIX) must have the separation specified below.

- 1. Turn on VDD\_PLL power supply.
- 2. After 100 $\mu$ s, turn on VAA and VAA\_PIX power supply.
- 3. After 100 $\mu$ s, turn on VDD\_IO power supply.
- 4. After  $100\mu s$ , turn on VDD power supply.
- 5. After 100 $\mu$ s, turn on VDD\_SLVS power supply.
- 6. After the last power supply is stable, enable EXTCLK.
- 7. Assert RESET\_BAR for at least 1ms. The parallel interface will be tri-stated during this time.
- 8. Wait 150000 EXTCLKs (for internal initialization into software standby.
- 9. Configure PLL, output, and image settings to desired values.
- 10. Wait 1ms for the PLL to lock.
- 11. Set streaming mode (R0x301a[2] = 1).

### Figure 46: Power Up



#### Table 32: Power-Up Sequence

Definition	Symbol	Minimum	Typical	Maximum	Unit
VDD_PLL to VAA/VAA_PIX <sup>3</sup>	t0	0	100	-	μS
VAA/VAA_PIX to VDD_IO	t1	0	100	-	μS
VDD_IO to VDD	t2	0	100	-	μS
VDD to VDD_SLVS	t3	0	100	-	μS
Xtal settle time	tx	_	30 <sup>1</sup>	-	mS

### Table 32: Power-Up Sequence (continued)

Definition	Symbol	Minimum	Typical	Maximum	Unit
Hard Reset	t4	1 <sup>2</sup>	_	-	mS
Internal Initialization	t5	150000	_	_	EXTCLKS
PLL Lock Time	t6	1	_	_	mS

Notes: 1. Xtal settling time is component-dependent, usually taking about 10 – 100 mS.

2. Hard reset time is the minimum time required after power rails are settled. In a circuit where Hard reset is held down by RC circuit, then the RC time must include the all power rail settle time and Xtal settle time.


3. It is critical that VDD\_PLL is not powered up after the other power supplies. It must be powered before or at least at the same time as the others. If the case happens that VDD\_PLL is powered after other supplies then sensor may have functionality issues and will experience high current draw on this supply.

### **Power-Down Sequence**

The recommended power-down sequence for the AR0331 is shown in Figure 47. The available power supplies (VDD\_IO, VDD, VDD\_SLVS, VDD\_PLL, VAA, VAA\_PIX) must have the separation specified below.

- 1. Disable streaming if output is active by setting standby R0x301a[2] = 0
- 2. The soft standby state is reached after the current row or frame, depending on configuration, has ended.
- 3. Turn off VDD\_SLVS.
- 4. Turn off VDD.
- 5. Turn off VDD\_IO
- 6. Turn off VAA/VAA\_PIX.
- 7. Turn off VDD\_PLL.

### Figure 47: Power Down




#### Table 33: Power-Down Sequence

Definition	Symbol	Minimum	Typical	Maximum	Unit
VDD_SLVS to VDD	t0	0	_	-	μs
VDD to VDD_IO	t1	0	_	-	μs
VDD_IO to VAA/VAA_PIX	t2	0	_	-	μs
VAA/VAA_PIX to VDD_PLL	t3	0	-	-	μs
PwrDn until Next PwrUp Time	t4	100	_	-	ms

Note: t4 is required between power down and next power up time; all decoupling caps from regulators must be completely discharged.

# **Package Dimensions**






Maximum tilt of optical area relative to substrate plane  $\boxed{D}: 25 \,\mu\text{m}.$ 

- 8. Double side AR coating: 420 850 nm R < 1% applied to glass.

**ON Semiconductor®** 

ND





<sup>2</sup> Encapsulant: Epoxy
 <sup>3</sup> Substrate material: Plastic laminate 0.5 thickness
 <sup>4</sup> Lid material: Borosilicate glass 0.4 +- 0.04 thickness.
 <sup>5</sup> Lead finish: Gold plating, 0.5 microns minimum thickness.
 <sup>6</sup> Image sensor die: 0.2mm thickness.


8. Double side AR coating: 420 - 850 nm R < 1% applied to glass.

7 Maximum rotation of optical area relative to package edges: 1°.

Maximum tilt of optical area relative to substrate plane  $\square$ : 25 µm. Maximum tilt of cover glass relative to optical area plane  $\square$ : 50 µm. **ON Semiconductor®** 

N





Maximum tilt of cover glass relative to optical area plane  $\mathbb{E}: 50 \ \mu m$ .

8. Double side AR coating: 420 - 850 nm R < 1% applied to glass.

**ON Semiconductor®** 

R

# **Revision History**

ON

Updated "Ordering Information" on page 2
Day K
Rev. K
Removed Confidential marking
Updated format of Table of Contents
Rev. J
• Updated to ON Semiconductor template
Rev. H
<ul> <li>Updated Figure 1: "Block Diagram," on page 6</li> </ul>
• Updated Figure 6: "9.5 x 9.5 mm 63-Ball IBGA Package," on page 13
• Updated Table 3, "Pin Descriptions, 9.5 x 9.5 mm, 63-ball iBGA," on page 14
<ul> <li>Updated Figure 32: "Example of the Sensor Output of a 1928 x 1088 Frame at 60 fps," on page 40</li> </ul>
<ul> <li>Updated Figure 33: "Example of the Sensor Output of a 1928 x1088 Frame at 30 fps," on page 41</li> </ul>
<ul> <li>Updated Figure 34: "Example of Changing the Sensor from Context A to Context B," on page 43</li> </ul>
Updated Table 33, "Power-Down Sequence," on page 64
• Updated Figure 48: "48 iLCC Parallel Package Outline Drawing," on page 65
• Updated Figure 49: "48 iLCC HiSPi Package Outline Drawing," on page 66
• Updated Figure 50: "63-Ball iBGA Package Outline Drawing," on page 67
<ul> <li>Updated corporate address on last page</li> </ul>
• Updated Figure 4: "48 iLCC Package, Parallel Output," on page 9
<ul> <li>Applied updated Aptina template</li> </ul>
Rev. F
<ul> <li>Updated Figure 6: "9.5 x 9.5 mm 63-Ball IBGA Package," on page 13</li> </ul>
<ul> <li>Updated "Pixel Sensitivity" on page 22 (Deleted last sentence in section)</li> </ul>
<ul> <li>Added Table 7, "Companding Table," on page 26</li> </ul>
<ul> <li>Updated Figure 48: "48 iLCC Parallel Package Outline Drawing," on page 65</li> </ul>
<ul> <li>Updated Figure 49: "48 iLCC HiSPi Package Outline Drawing," on page 66</li> </ul>
<ul> <li>Updated Figure 50: "63-Ball iBGA Package Outline Drawing," on page 67</li> </ul>
Rev. E
• Updated the external reference clock frequency range from 6-74.25MHz to 6-48MHz
(in Table 1 and various other locations).
<ul> <li>Updated Table 3, "Available Part Numbers," on page 2</li> </ul>
<ul> <li>Updated title of Table 3, "Pin Descriptions, 9.5 x 9.5 mm, 63-ball iBGA," on page 14</li> </ul>
<ul> <li>Changed recommended data pedestal setting from 0 to 16 when ALTM is enabled</li> </ul>
(p25)
<ul> <li>Removed statement that register values are preserved on a soft reset (p28)</li> </ul>
<ul> <li>Updated Figure 22: "PLL for the Parallel Interface," on page 29</li> </ul>
<ul> <li>Updated Figure 23: "PLL for the Serial Interface," on page 30</li> </ul>
<ul> <li>Updated Table 14, "Minimum Vertical Blanking Configuration," on page 36</li> </ul>



	• Updated the Trigger pulse timing for slave mode from TFRAME - 16 clocks to TFRAME + 16 clocks (Figure 29: "Slave Mode Active State and Vertical Blanking," on page 37).
	<ul> <li>Updated Figure 45: "I/O Timing Diagram," on page 55</li> </ul>
	Restored revision history that got deleted from Rev. D
Rev. D	
	• Updated Active Pixels, HiSPi Supply Voltage, Power Consumption, and Package Options in Table 1, "Key Parameters," on page 1
	<ul> <li>Updated "General Description" on page 1</li> </ul>
	<ul> <li>Updated "General Description" on page 6</li> </ul>
	<ul> <li>Updated "Functional Overview" on page 6</li> </ul>
	<ul> <li>Updated Figure 1: "Block Diagram," on page 6</li> </ul>
	<ul> <li>Added Note 7 to Figure 3: "Typical Configuration: Parallel Pixel Data Interface," on</li> </ul>
	page 8
	• Updated VDD_SLVS description in Table 2, "Pin Descriptions, 48 iLCC," on page 12
	• Changed titles of Figure 6: "9.5 x 9.5 mm 63-Ball IBGA Package," on page 13 and Table 3, "Pin Descriptions, 9.5 x 9.5 mm, 63-ball iBGA," on page 14
	• Updated VDD_SLVS description in Table 3, "Pin Descriptions, 9.5 x 9.5 mm, 63-ball iBGA," on page 14
	<ul> <li>Updated "Pixel Array Structure" on page 16</li> </ul>
	<ul> <li>Added Note 1 to Figure 7: "Pixel Array Description," on page 16</li> </ul>
	<ul> <li>Updated Table 4, "Output Enable Control," on page 18</li> </ul>
	<ul> <li>Updated ""Parallel Interface" on page 18"</li> </ul>
	<ul> <li>Updated "DLL Timing Adjustment" on page 20</li> </ul>
	<ul> <li>Updated Figure 12: "Block Diagram of DLL Timing Adjustment," on page 20</li> </ul>
	<ul> <li>Updated "HiSPi Protocol Layer" on page 21</li> </ul>
	Updated "Serial Configuration" on page 22
	<ul> <li>Added "Pixel Sensitivity" heading before Figure 15: "Integration Control in ERS Readout," on page 22</li> </ul>
	Updated "Gain Stages" on page 23
	<ul> <li>Updated Figure 15: "Integration Control in ERS Readout," on page 22</li> </ul>
	<ul> <li>Deleted "Positional Gain Adjustments (PGA) on page 18"</li> </ul>
	<ul> <li>Updated Table 6, "Recommended Sensor Gain," on page 24</li> </ul>
	<ul> <li>Removed "Table 9, "Recommended Registers to Configure Sensor Gain Table" on page 24</li> </ul>
	Updated "Pedestals" on page 25
	Updated "High Dynamic Range Mode" on page 25
	<ul> <li>Updated "Adaptive Local Tone Mapping" on page 25</li> </ul>
	Updated "Companding" on page 26
	<ul> <li>Updated "HDR-Specific Exposure Settings" on page 27</li> </ul>
	Removed "Clocks" on page 28
	Updated "VCO" on page 28
	• Removed Figure 17: "Row Read and Row Reset Showing Fine Integration" on page 23
	Removed Equation 3 on page 23
	Updated "Dual Readout Paths" on page 29
	Updated "Parallel PLL Configuration" on page 29
	Updated "Serial PLL Configuration" on page 30


Updated "Serial PLL Configuration" on page 30
Updated Figure 23: "PLL for the Serial Interface," on page 30

• Updated Table 12, "PLL Parameters for the Serial Interface," on page 31

- Added 14-bit column to 4-lane section in Table 13, "Example PLL Configurations for the Serial Interface," on page 31
- Updated "Stream/Standby Control" on page 31
- Updated "Image Acquisition Modes" on page 32
- Updated "Horizontal Mirror" on page 32
- Updated "Subsampling" on page 34
- Updated "Row Period (T<sub>ROW</sub>)" on page 36
- Updated "Row Periods Per Frame" on page 36
- Updated "Slave Mode" on page 37
- Updated Note for Table 14, "Minimum Vertical Blanking Configuration," on page 36
- Updated "Combi Mode" on page 43
- Updated "Temperature Sensor" on page 44
- Updated "Embedded Statistics" on page 46
- Added Note to Table 20, "I/O Timing Characteristics," on page 56
- Updated "HiSPi Electrical Specifications" on page 61
- Updated Table 23, "Operating Current Consumption in Parallel Output and Linear Mode," on page 58
- Updated Table 24, "Operating Current Consumption in Parallel Output and HDR Mode," on page 58
- Updated Table 25, "Operating Current in HiSPi (HiVCM) Output and Linear Mode," on page 59
- Updated Table 26, "Operating Current in HiSPi (HiVCM) Output and HDR Mode," on page 59
- Added Table 27, "Operating Current in HiSPi (SLVS) Output and Linear Mode," on page 60
- Added Table 28, "Operating Current in HiSPi (SLVS) Output and HDR Mode," on page 60
- Updated Note for Table 30, "Clock DLL Steps," on page 61
- Updated Note for Table 31, "Data DLL Steps," on page 61
- Updated "Power-Up Sequence" on page 62
- Added Note to pin 48 of Figure 48: "48 iLCC Parallel Package Outline Drawing," on page 65
- Added Figure 49: "48 iLCC HiSPi Package Outline Drawing," on page 66

Rev. C . . . . . . . . . . . . .

- Updated "Features" on page 1
- Updated Table 3, "Available Part Numbers," on page 2
- Updated Table 5, "Configuration of the Pixel Data Interface," on page 18
- Updated "Gain Stages" on page 23
- Updated Table 6, "Recommended Sensor Gain," on page 24
- Changed title of "Data Pedestals" to "Pedestals" on page 25 and updated
- Updated "VCO" on page 28
- Updated Table 13, "Example PLL Configurations for the Serial Interface," on page 31
- Updated "Horizontal Mirror" on page 32
- Updated "Vertical Flip" on page 33
- Updated "Slave Mode" on page 37



ON Semiconductor and the ON logo are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/</u> <u>Patent-Marking.pdf</u>. SCILLC reserves the right to make changes without further notice to any products herein. SCILL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" marketes which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that