## **TDA8953**

# $2 \times 210$ W class-D power amplifier Rev. 01 — 24 December 2009

Product data sheet

#### **General description** 1.

The TDA8953 is a stereo or mono high-efficiency Class D audio power amplifier in a single IC featuring low power dissipation. It is designed to deliver up to 2 × 210 W into a 4  $\Omega$  load in a stereo Single-Ended (SE) application, or 1  $\times$  420 W into an 8  $\Omega$  load in a mono Bridge-Tied Load (BTL) application.

It combines the benefits of Class D efficiency ( $\approx$ 93 % into a 4  $\Omega$  load) with audiophile sound quality comparable to that associated with Class AB amplification.

The amplifier operates over a wide supply voltage range from ±12.5 V to ±42.5 V and features low quiescent current consumption.

#### 2. **Features**

- High output power in typical applications:
  - ♦ SE 2 × 210 W,  $R_1 = 4 \Omega$  ( $V_{DD} = 41 \text{ V}$ ;  $V_{SS} = -41 \text{ V}$ )
  - ♦ SE 2 × 235 W,  $R_1 = 3 \Omega$  ( $V_{DD} = 39 V$ ;  $V_{SS} = -39 V$ )
  - SE 2  $\times$  150 W, R<sub>L</sub> = 6  $\Omega$  (V<sub>DD</sub> = 41 V; V<sub>SS</sub> = -41 V)
  - ♦ BTL 1 × 420 W,  $R_1 = 8 \Omega (V_{DD} = 41 \text{ V}; V_{SS} = -41 \text{ V})$
- Symmetrical operating supply voltage range from ±12.5 V to ±42.5 V
- Stereo full differential inputs, can be used as stereo SE or mono BTL amplifier
- Low noise
- Smooth pop noise-free start-up and switch off
- Fixed frequency internal or external clock
- High efficiency ≈93 %
- Zero dead time switching
- Low quiescent current
- Advanced protection strategy: voltage protection and output current limiting
- Thermal FoldBack (TFB) with disable functionality
- Fixed gain of 30 dB in SE and 36 dB in BTL applications
- Fully short-circuit proof across load
- BD modulation in BTL configuration
- Clock protection



#### $2 \times 210$ W class-D power amplifier

## 3. Applications

- DVD
- Mini and micro receiver
- Subwoofers

- Home Theater In A Box (HTIAB) system
- High-power speaker system
- Public Address (PA) system

#### 4. Quick reference data

Table 1. Quick reference data

Table 1.	Quick reference data						
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
General							
$V_{DD}$	positive supply voltage	Operating mode	[1]	12.5	41	42.5	V
$V_{SS}$	negative supply voltage	Operating mode	[2]	-12.5	-41	-42.5	V
$V_{th(ovp)}$	overvoltage protection threshold voltage	Standby, Mute modes; V <sub>DD</sub> – V <sub>SS</sub>		85	-	90	V
I <sub>DD(tot)</sub>	total positive supply current	the sum of the currents through pins VDDA, VDDP1 and VDDP2		-	50	60	mA
		Operating mode; no load; no filter; no RC-snubber network connected;					
I <sub>SS(tot)</sub>	total negative supply current	the sum of the currents through pins VSSA, VSSP1 and VSSP2		-	65	75	mΑ
		Operating mode; no load; no filter; no RC-snubber network connected;					
Stereo s	ingle-ended configuration						
Po	output power	$T_j$ = 85 °C; $L_{LC}$ = 15 $\mu H$ ; $C_{LC}$ = 680 nF (see Figure 13)					
		THD + N = 10 %; $R_L = 4 \Omega$ ; $V_{DD} = 41 V$ ; $V_{SS} = -41 V$	[3]	-	210	-	W
		THD + N = 10 %; $R_L = 4 \Omega$ ; $V_{DD} = 35 V$ ; $V_{SS} = -35 V$		-	150	-	W
Mono br	idge-tied load configuration						
P <sub>o</sub>	output power	$T_j$ = 85 °C; $L_{LC}$ = 22 μH; $C_{LC}$ = 680 nF (see Figure 13); $R_L$ = 8 $\Omega$ ; THD + N = 10 %; $V_{DD}$ = 41 V; $V_{SS}$ = -41 V	[3]	-	420	-	W

<sup>[1]</sup> V<sub>DD</sub> is the supply voltage on pins VDDP1, VDDP2 and VDDA.

## 5. Ordering information

Table 2. Ordering information

Type number	Package	ackage				
	Name	Description	Version			
TDA8953J	DBS23P	plastic DIL-bent-SIL power package; 23 leads (straight lead length 3.2 mm)	SOT411-1			
TDA8953TH	HSOP24	plastic, heatsink small outline package; 24 leads; low stand-off height	SOT566-3			


TDA8953\_1 © NXP B.V. 2009. All rights reserved.

<sup>[2]</sup> V<sub>SS</sub> is the supply voltage on pins VSSP1, VSSP2 and VSSA.

<sup>[3]</sup> Output power is measured indirectly; based on R<sub>DSon</sub> measurement; see Section 14.3.

 $2 \times 210$  W class-D power amplifier


## 6. Block diagram



2 × 210 W class-D power amplifier

## 7. Pinning information

### 7.1 Pinning



2 × 210 W class-D power amplifier

#### 7.2 Pin description

Table 3. Pin description

Table 3.	Pin description				
Symbol	Pin		Description		
	TDA8953TH	TDA8953J			
VSSA	1	18	negative analog supply voltage		
SGND	2	19	signal ground		
VDDA	3	20	positive analog supply voltage		
IN2M	4	21	channel 2 negative audio input		
IN2P	5	22	channel 2 positive audio input		
MODE	6	23	mode selection input: Standby, Mute or Operating mode		
OSC	7	1	oscillator frequency adjustment or tracking input		
IN1P	8	2	channel 1 positive audio input		
IN1M	9	3	channel 1 negative audio input		
n.c.	10	4	not connected		
OSCREF	11	5	reference for OSC pin		
n.c.	12	6	not connected		
PROT	13	7	decoupling capacitor for protection (OCP)		
VDDP1	14	8	channel 1 positive power supply voltage		
BOOT1	15	9	channel 1 bootstrap capacitor		
OUT1	16	10	channel 1 PWM output		
VSSP1	17	11	channel 1 negative power supply voltage		
STABI	18	12	decoupling of internal stabilizer for logic supply		
n.c.	19	17	not connected		
VSSP2	20	13	channel 2 negative power supply voltage		
OUT2	21	14	channel 2 PWM output		
BOOT2	22	15	channel 2 bootstrap capacitor		
VDDP2	23	16	channel 2 positive power supply voltage		
VSSA	24	-	negative analog supply voltage		

## 8. Functional description

#### 8.1 General

The TDA8953 is a two-channel audio power amplifier that uses Class D technology.

For each channel, the audio input signal is converted into a digital Pulse Width Modulation (PWM) signal using an analog input stage and a PWM modulator; see <a href="Figure 1">Figure 1</a>. To drive the output power transistors, the digital PWM signal is fed to a control and handshake block and to high- and low-side driver circuits. This level-shifts the low-power digital PWM signal from a logic level to a high-power PWM signal switching between the main supply lines.

A second-order low-pass filter converts the PWM signal to an analog audio signal that can be used to drive a loudspeaker.

#### 2 × 210 W class-D power amplifier

The TDA8953 single-chip Class D amplifier contains high-power switches, drivers, timing and handshaking between the power switches, along with some control logic. To ensure maximum system robustness, an advanced protection strategy has been implemented to provide overvoltage, overtemperature and overcurrent protection.

Each of the two audio channels contains a PWM modulator, an analog feedback loop and a differential input stage. The TDA8953 also contains circuits common to both channels such as the oscillator, all reference sources, the mode interface and a digital timing manager.

The two independent amplifier channels feature high output power, high efficiency, low distortion and low quiescent currents. They can be connected in the following configurations:


- Stereo Single-Ended (SE)
- Mono Bridge-Tied Load (BTL)

The amplifier system can be switched to one of three operating modes using pin MODE:

- Standby mode: featuring very low quiescent current
- Mute mode: the amplifier is operational but the audio signal at the output is suppressed by disabling the voltage-to-current (VI) converter input stages
- Operating mode: the amplifier is fully operational, de-muted and can deliver an output signal


A slowly rising voltage should be applied (e.g. via an RC network) to pin MODE to ensure pop noise-free start-up. The bias-current setting of the (VI converter) input stages is related to the voltage on the MODE pin.

In Mute mode, the bias-current setting of the VI converters is zero (VI converters are disabled). In Operating mode, the bias current is at a maximum. The time constant required to apply the DC output offset voltage gradually between Mute and Operating mode levels can be generated using an RC network connected to pin MODE. An example of a circuit for driving the MODE pin, optimized for optimal pop noise performance, is shown in <a href="Figure 4">Figure 4</a>. If the capacitor was omitted, the very short switching time constant could result in audible pop noises being generated at start-up (depending on the DC output offset voltage and loudspeaker used).



#### $2 \times 210$ W class-D power amplifier

The smooth transition between Mute and Operating modes causes a gradual increase in the DC offset output voltage, which becomes inaudible (no pop noise because the DC offset voltage rises smoothly). An overview of the start-up timing is provided in <u>Figure 5</u>. For proper switch-off, the MODE pin should be forced LOW at least 100 ms before the supply lines ( $V_{DD}$  and  $V_{SS}$ ) drop below 12.5 V.



**Upper diagram:** When switching from Standby to Mute, there is a delay of approximately 100 ms before the output starts switching. The audio signal will become available once V<sub>MODE</sub> reaches the Operating mode level (see <u>Table 9</u>), but not earlier than 150 ms after switching to Mute. To start-up pop noise-free, it is recommended that the time constant applied to pin MODE be at least 350 ms for the transition between Mute and Operating modes.

**Lower diagram:** When switching directly from Standby to Operating mode, there is a delay of 100 ms before the outputs start switching. The audio signal becomes available after a second delay of 50 ms. To start-up pop noise-free, it is recommended that the time-constant applied to pin MODE be at least 500 ms for the transition between Standby and Operating modes.


Fig 5. Timing on mode selection input pin MODE

 $2 \times 210$  W class-D power amplifier

#### 8.2 Pulse-width modulation frequency

The amplifier output signal is a PWM signal with a typical carrier frequency of between 250 kHz and 450 kHz. A second-order LC demodulation filter on the output converts the PWM signal into an analog audio signal. The carrier frequency,  $f_{OSC}$ , is determined by an external resistor,  $R_{OSC}$ , connected between pins OSC and OSCREF. The optimal carrier frequency setting is between 250 kHz and 450 kHz.

The carrier frequency is set to 335 kHz by connecting an external 30 k $\Omega$  resistor between pins OSC and OSCREF (see Figure 6).



If two or more Class D amplifiers are used in the same audio application, an external clock circuit must be used to synchronize all amplifiers (see <u>Section 14.4</u>). This will ensure that they operate at the same switching frequency, thus avoiding beat tones (if the switching frequencies are different, audible interference known as 'beat tones' can be generated).

#### 8.3 Protection

The following protection circuits are incorporated into the TDA8953:

- Thermal protection:
  - Thermal FoldBack (TFB)
  - OverTemperature Protection (OTP)
- OverCurrent Protection (OCP)
- Window Protection (WP)
- Supply voltage protection:
  - UnderVoltage Protection (UVP)
  - OverVoltage Protection (OVP)
  - UnBalance Protection (UBP)
- Clock Protection (CP)

TDA8953\_1 © NXP B.V. 2009. All rights reserved.

#### 2 × 210 W class-D power amplifier

How the device reacts to a fault condition depends on which protection circuit has been activated.


#### 8.3.1 Thermal protection

The TDA8953 employes an advanced thermal protection strategy. A TFB function gradually reduces the output power within a defined temperature range. If the temperature continues to rise, OTP is activated to shut the device down completely.

#### 8.3.1.1 Thermal FoldBack (TFB)

If the junction temperature  $(T_j)$  exceeds the thermal foldback activation threshold  $(T_{act(th\_fold)})$ , the gain is gradually reduced. This reduces the output signal amplitude and the power dissipation, eventually stabilizing the temperature.

Thermal foldback is activated if the temperature rises to T<sub>act(th fold)</sub> (see Figure 7).



Thermal foldback is active when:

$$T_{act(th fold)} < T_i < T_{act(th prot)}$$

The value of  $T_{act(th\_fold)}$  for the TDA8953 is approximately 145 °C; see <u>Table 9</u> for more details. The gain will be reduced by at least 6 dB (to  $T_{hg(th\_fold)}$ ) before the temperature reaches  $T_{act(th\_prot)}$  (see <u>Figure 8</u>).


TFB can be disabled by applying the appropriate voltage on pin MODE (see <u>Table 9</u>), in which case the dissipation will not be limited by TFB. The junction temperature may then rise as high as the OTP threshold, when the amplifier will be shut down (see <u>Section 8.3.1.2</u>). The amplifier will start up again once it has cooled down. This introduces audio holes.

#### 8.3.1.2 OverTemperature Protection (OTP)

If TFB fails to stabilize the temperature and the junction temperature continues to rise, the amplifier will shut down as soon as the temperature reaches the thermal protection activation threshold,  $T_{act(th\_prot)}$ . The amplifier will resume switching approximately 100 ms after the temperature drops below  $T_{act(th\_prot)}$ .

The thermal behavior is illustrated in Figure 8.

#### 2 × 210 W class-D power amplifier



#### 8.3.2 OverCurrent Protection (OCP)

In order to guarantee the robustness of the TDA8953, the maximum output current delivered at the output stages is limited. OCP is built in for each output power switch.

OCP is activated when the current in one of the power transistors exceeds the OCP threshold ( $I_{ORM} = 12 \text{ A}$ ) due, for example, to a short-circuit to a supply line or across the load.

The TDA8953 amplifier distinguishes between low-ohmic short-circuit conditions and other overcurrent conditions such as a dynamic impedance drop at the loudspeaker. The impedance threshold ( $Z_{th}$ ) depends on the supply voltage.

How the amplifier reacts to a short circuit depends on the short-circuit impedance:

- Short-circuit impedance > Z<sub>th</sub>: the amplifier limits the maximum output current to I<sub>ORM</sub> but the amplifier does not shut down the PWM outputs. Effectively, this results in a clipped output signal across the load (behavior very similar to voltage clipping).
- Short-circuit impedance < Z<sub>th</sub>: the amplifier limits the maximum output current to I<sub>ORM</sub> and at the same time discharges the capacitor on pin PROT. When C<sub>PROT</sub> is fully discharged, the amplifier shuts down completely and an internal timer is started.

The value of the protection capacitor ( $C_{PROT}$ ) connected to pin PROT can be between 10 pF and 220 pF (typically 47 pF). While OCP is activated, an internal current source is enabled that will discharge  $C_{PROT}$ .

When OCP is activated, the active power transistor is turned off and the other power transistor is turned on to reduce the current ( $C_{PROT}$  is partially discharged). Normal operation is resumed at the next switching cycle ( $C_{PROT}$  is recharged).  $C_{PROT}$  is partially discharge each time OCP is activated during a switching cycle. If the fault condition that caused OCP to be activated persists long enough to fully discharge  $C_{PROT}$ , the amplifier will switch off completely and a restart sequence will be initiated.

#### 2 × 210 W class-D power amplifier

After a fixed period of 100 ms, the amplifier will attempt to switch on again, but will fail if the output current still exceeds the OCP threshold. The amplifier will continue trying to switch on every 100 ms. The average power dissipation will be low in this situation because the duty cycle is short.

Switching the amplifier on and off in this way will generate unwanted 'audio holes'. This can be avoided by increasing the value of  $C_{PROT}$  (up to 220 pF) to delay amplifier switch-off.  $C_{PROT}$  will also prevent the amplifier switching off due to transient frequency-dependent impedance drops at the speakers.


The amplifier will switch on, and remain in Operating mode, once the overcurrent condition has been removed. OCP ensures the TDA8953 amplifier is fully protected against short-circuit conditions while avoiding audio holes.

Table 4. Current limiting behavior during low output impedance conditions at different values of  $C_{\mbox{\scriptsize PROT}}$ 

Туре	V <sub>DD</sub> /V <sub>SS</sub> (V)	V <sub>I</sub> (mV, p-p)	f (Hz)	C <sub>PROT</sub> (pF)	PWM output stops			
					Short $(Z_{th} = 0 \Omega)$	Short $(Z_{th} = 0.5 \Omega)$	Short $(Z_{th} = 1 \Omega)$	
TDA8953	+41/–41	500	20	10	yes[1]	yes[1]	yes[1]	
			1000	10	yes	no	no	
			20	15	yes[1]	yes[1]	yes[1]	
			1000	15	yes	no	no	
			1000	220	no	no	no	

[1] OVP can be triggered by supply pumping; see Section 14.6.

When a short circuit occurs between the load and the supply voltage, the current will increase rapidly to I<sub>ORM</sub>, when current limiting will be activated. If the short circuit condition persists long enough, the OCP circuit will shut down the amplifier. After the short circuit has been removed, the amplifier will resume normal operations (see Figure 9).



#### 8.3.3 Window Protection (WP)

Window Protection (WP) checks the conditions at the output terminals of the power stage and is activated:

During the start-up sequence, when the TDA8953 is switching from Standby to Mute.

11 of 46

TDA8953\_1 © NXP B.V. 2009. All rights reserved.

#### 2 × 210 W class-D power amplifier

Start-up will be interrupted if a short-circuit is detected between one of the output terminals and one of the supply pins. The TDA8953 will wait until the short-circuit to the supply lines has been removed before resuming start-up. The short circuit will not generate large currents because the short-circuit check is carried out before the power stages are enabled.

• When the amplifier is shut down completely because the OCP circuit has detected a short circuit to one of the supply lines.

WP will be activated when the amplifier attempts to restart after 100 ms (see Section 8.3.2). The amplifier will not start-up again until the short circuit to the supply lines has been removed.

#### 8.3.4 Supply voltage protection

If the supply voltage drops below the minimum supply voltage threshold,  $V_{th(uvp)}$ , the UVP circuit will be activated and the system will shut down. Once the supply voltage rises above  $V_{th(uvp)}$  again, the system will restart after a delay of 100 ms.

If the supply voltage exceeds the maximum supply voltage threshold,  $V_{th(ovp)}$ , the OVP circuit will be activated and the power stages will be shut down. When the supply voltage drops below  $V_{th(ovp)}$  again, the system will restart after a delay of 100 ms.

An additional UnBalance Protection (UBP) circuit compares the positive analog supply voltage (on pin VDDA) with the negative analog supply voltage (on pin VSSA) and is triggered if the voltage difference exceeds a factor of two ( $V_{DDA} > 2 \times |V_{SSA}|$  OR  $|V_{SSA}| > 2 \times V_{DDA}$ ). When the supply voltage difference drops below the unbalance threshold,  $V_{th(ubp)}$ , the system restarts after 100 ms.

#### 8.3.5 Clock protection (CP)

The clock signal can be provided by an external oscillator connected to pin OSC (see Section 14.4). When this signal is lost, or the clock frequency is too low, the amplifier will be switched off and will remain off until the clock signal has been restored.

#### 2 × 210 W class-D power amplifier

#### 8.3.6 Overview of protection functions

An overview of all protection circuits and their respective effects on the output signal is provided in Table 5.

Table 5. Overview of TDA8953 protection circuits

Protection name	Complete shutdown	Restart directly	Restart after 100 ms	PROT pin active
TFB[1]	N	N	N	N
OTP	Υ	N	Υ	N
OCP	Y[2]	N[2]	Υ[2]	Υ
WP	N[3]	Υ	N	N
UVP	Υ	N	Υ	N
OVP	Υ	N	Υ	N
UBP	Υ	N	Υ	N
СР	Υ	N	Y[4]	N

<sup>[1]</sup> Amplifier gain depends on the junction temperature.

### 8.4 Differential audio inputs

The audio inputs are fully differential ensuring a high common mode rejection ratio and maximum flexibility in the application.

- Stereo operation: to avoid supply pumping effects and to minimize peak currents in the power supply, the output stages should be configured in anti-phase. To avoid acoustical phase differences, the speakers should also be connected in anti-phase.
- Mono BTL operation: the inputs must be connected in anti-parallel. The output of one channel is inverted and the speaker load is connected between the two outputs of the TDA8953. In practice (because of the OCP threshold) the maximum output power in the BTL configuration can be boosted to twice the maximum output power available in the single-ended configuration.


The input configuration for a mono BTL application is illustrated in Figure 10.

<sup>[2]</sup> The amplifier shuts down completely only if the short-circuit impedance is below the impedance threshold (Z<sub>th</sub>; see Section 8.3.2). In all other cases, current limiting results in a clipped output signal.

<sup>[3]</sup> Fault condition detected during any Standby-to-Mute transition or during a restart after OCP has been activated (short-circuit to one of the supply lines).

<sup>[4]</sup> As soon as the clock is present.

## $2 \times 210 \text{ W class-D power amplifier}$




#### $\ensuremath{\text{2}} \times 210$ W class-D power amplifier

## 9. Internal circuitry


Table 6. Internal circuitry

Pin		Symbol	Equivalent circuit[1]
TDA8953TH	TDA8953J		


7 1 OSC



13 7 PROT



4	21	IN2M
5	22	IN2P
8	2	IN1P
9	3	IN1M




**NXP Semiconductors** 

#### $2 \times 210 \text{ W class-D power amplifier}$


16 of 46

Table 6. Internal circuitry ...continued

Pin		Symbol	Equivalent circuit <sup>[1]</sup>
TDA8953TH	TDA8953J		
6	23	MODE	



1	18	VSSA
2	19	SGND
3	20	VDDA
14	8	VDDP1
15	9	BOOT1
16	10	OUT1
17	11	VSSP1
18	12	STABI
20	13	VSSP2
21	14	OUT2
22	15	BOOT2
23	16	VDDP2



[1] Pin numbers in brackets are for the TDA8953J

**Product data sheet** 

 $2 \times 210 \text{ W class-D power amplifier}$ 

## 10. Limiting values

Table 7. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

		,			
Symbol	Parameter	Conditions	Min	Max	Unit
$\Delta V$	voltage difference	$V_{DD} - V_{SS}$ ; Standby, Mute modes	-	90	V
I <sub>ORM</sub>	repetitive peak output current	maximum output current limiting; one channel driven	12	-	А
T <sub>stg</sub>	storage temperature		<b>-55</b>	+150	°C
T <sub>amb</sub>	ambient temperature		-40	+85	°C
Tj	junction temperature		-	150	°C
Vosc	voltage on pin OSC	relative to V <sub>SSA</sub>	0	SGND + 6	V
VI	input voltage	referenced to SGND; on pins IN1P, IN1M, IN2P and IN2M	<b>–</b> 5	+5	V
$V_{PROT}$	voltage on pin PROT	referenced to voltage on pin VSSA	0	12	V
$V_{MODE}$	voltage on pin MODE	referenced to SGND	0	8	V
V <sub>ESD</sub>	electrostatic discharge voltage	Human Body Model (HBM)	-2000	+2000	V
		Charged Device Model (CDM)	-500	+500	V
$V_{PWM(p-p)}$	peak-to-peak PWM voltage	on pins OUT1 and OUT2	-	120	V

## 11. Thermal characteristics

Table 8. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
$R_{th(j-a)}$	thermal resistance from junction to ambient	in free air	40	K/W
R <sub>th(j-c)</sub>	thermal resistance from junction to case		0.9	K/W

 $2 \times 210 \text{ W class-D power amplifier}$ 

## 12. Static characteristics

Table 9. Static characteristics

 $V_{DD}$  = 41 V;  $V_{SS}$  = -41 V;  $f_{osc}$  = 335 kHz;  $T_{amb}$  = 25 °C; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Supply							
$V_{DD}$	positive supply voltage	Operating mode	<u>[1]</u>	12.5	41	42.5	V
V <sub>SS</sub>	negative supply voltage	Operating mode	[2]	-12.5	-41	-42.5	V
$V_{th(ovp)}$	overvoltage protection threshold voltage	Standby, Mute modes; $V_{DD} - V_{SS}$		85	-	90	V
$V_{th(uvp)}$	undervoltage protection threshold voltage	$V_{DD} - V_{SS}$		20	-	25	V
$V_{th(ubp)}$	unbalance protection threshold voltage		[3]	-	33	-	%
I <sub>DD(tot)</sub>	total positive supply current	the sum of the currents through pins VDDA, VDDP1 and VDDP2		-	50	60	mA
		Operating mode; no load; no filter; no RC-snubber network connected;					
I <sub>SS(tot)</sub>	total negative supply current	the sum of the currents through pins VSSA, VSSP1 and VSSP2		-	65	75	mA
		Operating mode; no load; no filter; no RC-snubber network connected;					
I <sub>stb</sub>	standby current			-	490	650	μΑ
Mode sele	ect input; pin MODE						
$V_{MODE}$	voltage on pin MODE	referenced to SGND	<u>[4]</u>	0	-	8	V
		Standby mode	[4][5]	0	-	8.0	V
		Mute mode	[4][5]	2.2	-	3.0	V
		Operating mode	[4][5]	4.2	-	5.5	V
		Operating mode without TFB	[4][5]	6.6	-	8	
I <sub>I</sub>	input current	$V_{I} = 5.5 \text{ V}$		-	110	150	μΑ
Audio inp	uts; pins IN1M, IN1P, IN2P and I	N2M					
VI	input voltage	DC input	<u>[4]</u>	-	0	-	V
Amplifier	outputs; pins OUT1 and OUT2						
V <sub>O(offset)</sub>	output offset voltage	SE; Mute mode		-37	-	+37	mV
		SE; Operating mode	<u>[6]</u>	-150	-	+150	mV
		BTL; Mute mode		-30	-	+30	mV
		BTL; Operating mode	<u>[6]</u>	-210	-	+210	mV
Stabilizer	output; pin STABI						
V <sub>O(STABI)</sub>	output voltage on pin STABI	Mute and Operating modes; with respect to VSSA		9.5	10	10.5	V


#### $2 \times 210$ W class-D power amplifier

Table 9. Static characteristics ... continued

 $V_{DD} = 41 \text{ V}$ ;  $V_{SS} = -41 \text{ V}$ ;  $f_{osc} = 335 \text{ kHz}$ ;  $T_{amb} = 25 ^{\circ}\text{C}$ ; unless otherwise specified.

,	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	, , , , , , , , , , , , , , , , , , ,				
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Temperatu	re protection					
$T_{act(th\_fold)}$	thermal foldback activation temperature	$V_{MODE}$ < 5.5 V	-	145	-	°C
$T_{hg(th\_fold)}$	thermal foldback half gain temperature	$V_{MODE}$ < 5.5 V; gain = 24 dB	-	153	-	°C
T <sub>act(th_prot)</sub>	thermal protection activation temperature		-	154	-	°C

- [1] V<sub>DD</sub> is the supply voltage on pins VDDP1, VDDP2 and VDDA.
- [2]  $V_{SS}$  is the supply voltage on pins VSSP1, VSSP2 and VSSA.
- [3] Unbalance protection activated when V<sub>DDA</sub> > 2 × |V<sub>SSA</sub>| OR |V<sub>SSA</sub>| > 2 × V<sub>DDA</sub>.
- [4] With respect to SGND (0 V).
- [5] The transition between Standby and Mute modes has hysteresis, while the slope of the transition between Mute and Operating modes is determined by the time-constant of the RC network on pin MODE; see Figure 11.
- [6] DC output offset voltage is gradually applied to the output during the transition between Mute and Operating modes. The slope caused by any DC output offset is determined by the time-constant of the RC network on pin MODE.



2 × 210 W class-D power amplifier

## 13. Dynamic characteristics

### 13.1 Switching characteristics

Table 10. Dynamic characteristics

 $V_{DD} = 41 \text{ V}$ ;  $V_{SS} = -41 \text{ V}$ ;  $T_{amb} = 25 \text{ °C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Internal of	scillator						
f <sub>osc(typ)</sub>	typical oscillator frequency	$R_{OSC} = 30.0 \text{ k}\Omega$		290	335	365	kHz
f <sub>osc</sub>	oscillator frequency			250	-	450	kHz
External o	oscillator input or frequency	tracking; pin OSC					
Vosc	voltage on pin OSC	HIGH-level		SGND + 4.5	SGND + 5	SGND + 6	V
$V_{trip}$	trip voltage			-	SGND + 2.5	-	V
f <sub>track</sub>	tracking frequency		[1]	500	-	1000	kHz
Zi	input impedance			1	-	-	$M\Omega$
Ci	input capacitance			-	-	15	pF
$t_{r(i)}$	input rise time	from SGND + 0 V to SGND + 5 V	[2]	-	-	100	ns

<sup>[1]</sup> When using an external oscillator, the frequency f<sub>track</sub> (500 kHz minimum, 1000 kHz maximum) will result in a PWM frequency f<sub>osc</sub> (250 kHz minimum, 500 kHz maximum) due to the internal clock divider; see Section 8.2.

<sup>[2]</sup> When  $t_{r(i)} > 100$  ns, the output noise floor will increase.

#### $2 \times 210 \text{ W class-D power amplifier}$

#### 13.2 Stereo SE configuration characteristics

Table 11. Dynamic characteristics

 $V_{DD} = 41 \text{ V}$ ;  $V_{SS} = -41 \text{ V}$ ;  $R_L = 4 \Omega$ ;  $f_i = 1 \text{ kHz}$ ;  $f_{OSC} = 335 \text{ kHz}$ ;  $R_{SL} < 0.1 \Omega^{(1)}$ ;  $T_{amb} = 25 \text{ °C}$ ; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Po	output power	$L$ = 15 $\mu H;~C_{LC}$ = 680 nF; $T_{j}$ = 85 $^{\circ}C$	[2]				
		THD = 0.5 %; $R_L = 4 \Omega$		-	160	-	W
		THD = 10 %; $R_L = 4 \Omega$		-	210	-	W
		THD = 10 %; $R_L = 3 \Omega$ ; $V_P = \pm 39 V$	[3]	-	235	-	W
THD	total harmonic distortion	$P_0 = 1 W; f_i = 1 kHz$	[4]	-	0.03	0.1	%
		$P_0 = 1 \text{ W}; f_i = 6 \text{ kHz}$	[4]	-	0.05	-	%
G <sub>v(cl)</sub>	closed-loop voltage gain			29	30	31	dB
SVRR	supply voltage rejection ratio	between pins VDDPn and SGND					
		Operating mode; f <sub>i</sub> = 100 Hz	[5]	-	90	-	dB
		Operating mode; f <sub>i</sub> = 1 kHz	[5]	-	70	-	dB
		Mute mode; $f_i = 100 \text{ Hz}$	[5]	-	75	-	dB
		Standby mode; f <sub>i</sub> = 100 Hz	[5]	-	120	-	dB
		between pins VSSPn and SGND					
		Operating mode; f <sub>i</sub> = 100 Hz	[5]	-	80	-	dB
		Operating mode; f <sub>i</sub> = 1 kHz	[5]	-	60	-	dB
		Mute mode; $f_i = 100 \text{ Hz}$	[5]	-	80	-	dB
		Standby mode; f <sub>i</sub> = 100 Hz	[5]	-	115	-	dB
Z <sub>i</sub>	input impedance	between an input pin and SGND		45	56	-	$k\Omega$
$V_{n(o)}$	output noise voltage	Operating mode; inputs shorted	[6]	-	160	-	μV
		Mute mode	[7]	-	85	-	μV
$\alpha_{ t CS}$	channel separation		[8]	-	70	-	dB
$ \Delta G_v $	voltage gain difference			-	-	1	dB
$lpha_{mute}$	mute attenuation	$f_i = 1 \text{ kHz}; V_i = 2 \text{ V (RMS)}$	[9]	-	75	-	dB
CMRR	common mode rejection ratio	$V_{i(CM)} = 1 V (RMS)$		-	75	-	dB
ηρο	output power efficiency	SE, $R_L = 4 \Omega$		-	93	-	%
		SE, $R_L = 3 \Omega$		-	90	-	%
		BTL, $R_L = 8 \Omega$		-	93	-	%
R <sub>DSon(hs)</sub>	high-side drain-source on-state resistance		[10]	-	110	-	mΩ
R <sub>DSon(ls)</sub>	low-side drain-source on-state resistance		[10]	-	105	-	mΩ

<sup>[1]</sup>  $R_{sL}$  is the series resistance of the low-pass LC filter inductor used in the application.

TDA8953\_1 © NXP B.V. 2009. All rights reserved.

<sup>[2]</sup> Output power is measured indirectly; based on R<sub>DSon</sub> measurement; see Section 14.3.

<sup>[3]</sup> One channel driven at maximum output power; the other channel driven at one eight maximum output power.

<sup>[4]</sup> THD measured between 22 Hz and 20 kHz, using AES17 20 kHz brick wall filter.

<sup>[5]</sup>  $V_{ripple} = V_{ripple(max)} = 2 \text{ V (p-p)}$ ; measured independently between VDDPn and SGND and between VSSPn and SGND.

<sup>[6] 22</sup> Hz to 20 kHz, using AES17 20 kHz brick wall filter.

<sup>[7] 22</sup> Hz to 20 kHz, using AES17 20 kHz brick wall filter.

<sup>[8]</sup>  $P_0 = 1 \text{ W}$ ;  $f_i = 1 \text{ kHz}$ .

<sup>[9]</sup>  $V_i = V_{i(max)} = 1 V (RMS)$ ;  $f_i = 1 kHz$ .

<sup>[10]</sup> Leads and bond wires included.

#### $2 \times 210$ W class-D power amplifier

#### 13.3 Mono BTL application characteristics

Table 12. Dynamic characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Po	output power	$T_j$ = 85 °C; $L_{LC}$ = 15 $\mu$ H; $C_{LC}$ = 680 nF (see <u>Figure 13</u> )	[2]				
		THD = 0.5 %; $R_L$ = 8 $\Omega$		-	330	-	W
		THD = 10 %; $R_L = 8 \Omega$		-	420	-	W
THD	total harmonic distortion	$P_0 = 1 W; f_i = 1 kHz$	[3]	-	0.03	0.1	%
		$P_0 = 1 W; f_i = 6 kHz$	[3]	-	0.05	-	%
G <sub>v(cl)</sub>	closed-loop voltage gain			-	36	-	dB
SVRR	supply voltage rejection ratio	between pin VDDPn and SGND					
		Operating mode; f <sub>i</sub> = 100 Hz	[5]	-	80	-	dB
		Operating mode; f <sub>i</sub> = 1 kHz	[5]	-	80	-	dB
		Mute mode; $f_i = 100 \text{ Hz}$	[5]	-	95	-	dB
		Standby mode; f <sub>i</sub> = 100 Hz	[5]	-	120	-	dB
		between pin VSSPn and SGND					
		Operating mode; f <sub>i</sub> = 100 Hz	[5]	-	75	-	dB
		Operating mode; f <sub>i</sub> = 1 kHz	[5]	-	75	-	dB
		Mute mode; $f_i = 100 \text{ Hz}$	[5]	-	90	-	dB
		Standby mode; f <sub>i</sub> = 100 Hz	[5]	-	130	-	dB
Z <sub>i</sub>	input impedance	measured between one of the input pins and SGND		45	56	-	kΩ
V <sub>n(o)</sub>	output noise voltage	Operating mode; inputs shorted	[5]	-	190	-	μV
		Mute mode	[6]	-	45	-	μV
$\alpha_{mute}$	mute attenuation	$f_i = 1 \text{ kHz}; V_i = 2 \text{ V (RMS)}$	[7]	-	75	-	dB
CMRR	common mode rejection ratio	$V_{i(CM)} = 1 V (RMS)$		-	75	-	dB

<sup>[1]</sup> R<sub>sL</sub> is the series resistance of the low-pass LC filter inductor used in the application.

<sup>[2]</sup> Output power is measured indirectly; based on R<sub>DSon</sub> measurement; see Section 14.3.

<sup>[3]</sup> THD measured between 22 Hz and 20 kHz, using AES17 20 kHz brick wall filter.

<sup>[4]</sup>  $V_{ripple} = V_{ripple(max)} = 2 V (p-p)$ .

<sup>[5] 22</sup> Hz to 20 kHz, using an AES17 20 kHz brick wall filter; low noise due to BD modulation.

<sup>[6] 22</sup> Hz to 20 kHz, using an AES17 20 kHz brick wall filter.

<sup>[7]</sup>  $V_i = V_{i(max)} = 1 \text{ V (RMS)}; f_i = 1 \text{ kHz}.$ 

2 × 210 W class-D power amplifier

## 14. Application information

#### 14.1 Mono BTL application

When using the power amplifier in a mono BTL application, the inputs of the two channels must be connected in anti-parallel and the phase of one of the inputs must be inverted; see <u>Figure 10</u>. In principle, the loudspeaker can be connected between the outputs of the two single-ended demodulation filters.

#### 14.2 Pin MODE

To ensure a pop noise-free start-up, an RC time-constant must be applied to pin MODE. The bias-current setting of the VI converter input is directly related to the voltage on pin MODE. In turn the bias-current setting of the VI converters is directly related to the DC output offset voltage. A slow dV/dt on pin MODE results in a slow dV/dt for the DC output offset voltage, ensuring a pop noise-free transition between Mute and Operating modes. A time-constant of 500 ms is sufficient to guarantee pop noise-free start-up; see <a href="Figure 4">Figure 5</a> and <a href="Figure 11">Figure 11</a> for more information.

#### 14.3 Estimating the output power

#### 14.3.1 Single-Ended (SE)

Maximum output power:

$$P_{o(0.5\%)} = \frac{\left[\frac{R_L}{R_L + R_{DSon(hs)} + R_{s(L)}} \times 0.5(V_{DD} - V_{SS}) \times (1 - t_{w(min)} \times 0.5f_{osc})\right]^2}{2R_L} \tag{1}$$

Maximum output current is internally limited to 12 A:

$$I_{o(peak)} = \frac{0.5(V_{DD} - V_{SS}) \times (1 - t_{w(min)} \times 0.5 f_{osc})}{R_L + R_{DSon(hs)} + R_{s(L)}}$$
(2)

Where:

- P<sub>o(0.5 %)</sub>: output power at the onset of clipping
- R<sub>L</sub>: load impedance
- R<sub>DSon(hs)</sub>: high-side R<sub>DSon</sub> of power stage output DMOS (temperature dependent)
- R<sub>s(L)</sub>: series impedance of the filter coil
- t<sub>w(min)</sub>: minimum pulse width (typical 150 ns; temperature dependent)
- f<sub>osc</sub>: oscillator frequency

**Remark:** Note that  $I_{o(peak)}$  should be less than 12 A (Section 8.3.2).  $I_{o(peak)}$  is the sum of the current through the load and the ripple current. The value of the ripple current is dependent on the coil inductance and the voltage drop across the coil.

TDA8953 1 © NXP B.V. 2009. All rights reserved

2 × 210 W class-D power amplifier

#### 14.3.2 Bridge-Tied Load (BTL)

Maximum output power:

$$P_{o(0.5\%)} = \frac{\left[\frac{R_L}{R_L + R_{DSon(hs)} + R_{DSon(ls)}} \times (V_{DD} - V_{SS}) \times (1 - t_{w(min)} \times 0.5 f_{osc})\right]^2}{2R_I} \tag{3}$$

Maximum output current internally limited to 12 A:

$$I_{o(peak)} = \frac{(V_{DD} - V_{SS}) \times (1 - t_{w(min)} \times 0.5 f_{osc})}{R_L + (R_{DSon(hs)} + R_{DSon(ls)}) + 2R_{s(L)}}$$
(4)

Where:

- P<sub>o(0.5 %)</sub>: output power at the onset of clipping
- R<sub>L</sub>: load impedance
- R<sub>DSon(hs)</sub>: high-side R<sub>DSon</sub> of power stage output DMOS (temperature dependent)
- R<sub>DSon(Is)</sub>: low-side R<sub>DSon</sub> of power stage output DMOS (temperature dependent)
- R<sub>s(L)</sub>: series impedance of the filter coil
- t<sub>w(min)</sub>: minimum pulse width (typical 150 ns, temperature dependent)
- f<sub>osc</sub>: oscillator frequency

**Remark:** Note that  $I_{o(peak)}$  should be less than 12 A; see <u>Section 8.3.2</u>.  $I_{o(peak)}$  is the sum of the current through the load and the ripple current. The value of the ripple current is dependent on the coil inductance and the voltage drop across the coil.

#### 14.4 External clock

To ensure duty cycle-independent operation, the external clock frequency is divided by two internally. The external clock frequency is therefore twice the internal clock frequency (typically  $2 \times 335$  kHz = 670 kHz).

If several Class D amplifiers are used in a single application, it is recommended that all the devices run at the same switching frequency. This can be achieved by connecting the OSC pins together and feeding them from an external oscillator. When using an external oscillator, it is necessary to force pin OSC to a DC level above SGND. This disables the internal oscillator and causes the PWM to switch at half the external clock frequency.

The internal oscillator requires an external resistor R<sub>OSC</sub>, connected between pin OSC and pin OSCREF. R<sub>OSC</sub> must be removed when using an external oscillator.

The noise generated by the internal oscillator is supply voltage dependent. An external low-noise oscillator is recommended for low-noise applications running at high supply voltages.

#### 14.5 Heatsink requirements

An external heatsink must be connected to the TDA8953.


<u>Equation 5</u> defines the relationship between maximum power dissipation before activation of TFB and total thermal resistance from junction to ambient.

TDA8953\_1 © NXP B.V. 2009. All rights reserved.

2 × 210 W class-D power amplifier

$$R_{th(j-a)} = \frac{T_j - T_{amb}}{P} \tag{5}$$

Power dissipation (P) is determined by the efficiency of the TDA8953.



- (1)  $R_{th(j-a)} = 5 \text{ K/W}.$
- (2)  $R_{th(j-a)} = 10 \text{ K/W}.$
- (3)  $R_{th(j-a)} = 15 \text{ K/W}.$
- (4)  $R_{th(j-a)} = 20 \text{ K/W}.$
- (5)  $R_{th(i-a)} = 35 \text{ K/W}.$

Fig 12. Derating curves for power dissipation as a function of maximum ambient temperature

In the following example, a heatsink calculation is made for an 4  $\Omega$  SE application with a  $\pm 30$  V supply:

The audio signal has a crest factor of 10 (the ratio between peak power and average power (20 dB); this means that the average output power is  $\frac{1}{10}$  of the peak power.

Thus, the peak RMS output power level is the 0.5 % THD level, i.e. 92.5 W per channel.

The average power is then  $\frac{1}{10} \times 92.5 \text{ W} = 9.25 \text{ W}$  per channel.

The dissipated power at an output power of 9.25 W is approximately 9.5 W.

When the maximum expected ambient temperature is 50  $^{\circ}\text{C},$  the total  $R_{\text{th(j-a)}}$  becomes

$$\frac{(148-50)}{9.5} = 10.3 \text{ K/W}$$

$$R_{th(j-a)} = R_{th(j-c)} + R_{th(c-h)} + R_{th(h-a)}$$

 $R_{th(i-c)}$  (thermal resistance from junction to case) = 0.9 K/W

 $R_{th(c-h)}$  (thermal resistance from case to heatsink) = 0.5 K/W to 1 K/W (dependent on mounting)

So the thermal resistance between heatsink and ambient temperature is:

TDA8953\_1 © NXP B.V. 2009. All rights reserved

2 × 210 W class-D power amplifier

 $R_{th(h-a)}$  (thermal resistance from heatsink to ambient) = 10.3 - (0.9 + 1) = 8.4 K/W

The derating curves for power dissipation (for several  $R_{th(j-a)}$  values) are illustrated in Figure 12. A maximum junction temperature  $T_j = 150~^{\circ}\text{C}$  is taken into account. The maximum allowable power dissipation for a given heatsink size can be derived, or the required heatsink size can be determined, at a required power dissipation level; see Figure 12.

#### 14.6 Pumping effects

In a typical stereo single-ended configuration, the TDA8953 is supplied by a symmetrical supply voltage (e.g.  $V_{DD}$  = +41 V and  $V_{SS}$  = -41 V). When the amplifier is used in an SE configuration, a 'pumping effect' can occur. During one switching interval, energy is taken from one supply (e.g.  $V_{DD}$ ), while a part of that energy is returned to the other supply line (e.g.  $V_{SS}$ ) and vice versa. When the voltage supply source cannot sink energy, the voltage across the output capacitors of that voltage supply source increases and the supply voltage is pumped to higher levels. The voltage increase caused by the pumping effect depends on:

- Speaker impedance
- Supply voltage
- Audio signal frequency
- · Value of supply line decoupling capacitors
- Source and sink currents of other channels

Pumping effects should be minimized to prevent the malfunctioning of the audio amplifier and/or the voltage supply source. Amplifier malfunction due to the pumping effect can trigger UVP, OVP or UBP.

The most effective way to avoid pumping effects is to connect the TDA8953 in a mono full-bridge configuration. In the case of stereo single-ended applications, it is advised to connect the inputs in anti-phase (see <a href="Section 8.4 on page 13">Section 8.4 on page 13</a>). The power supply can also be adapted; for example, by increasing the values of the supply line decoupling capacitors.

#### 14.7 Application schematic

Notes on the application schematic:

- Connect a solid ground plane around the switching amplifier to avoid emissions
- Place 100 nF capacitors as close as possible to the TDA8953 power supply pins
- Connect the heatsink to the ground plane or to VSSPn using a 100 nF capacitor
- Use a thermally conductive, electrically non-conductive, Sil-Pad between the TDA8953 heat spreader and the external heatsink
- The heat spreader of the TDA8953 is internally connected to VSSA
- Use differential inputs for the most effective system level audio performance with unbalanced signal sources. In case of hum due to floating inputs, connect the shielding or source ground to the amplifier ground.

TDA8953 1 © NXP B.V. 2009. All rights reserved.

© NXP B.V. 2009. All rights reserved.

27 of 46

Product data sheet

TDA8953\_1

N





Fig 13. Typical application diagram


## 14.8 Curves measured in reference design (demo board TDA8953J)



 $V_{DD}$  = 41 V,  $V_{SS}$  = -41 V,  $f_{osc}$  = 325 kHz (external 650 kHz oscillator), 2 × 4  $\Omega$  SE configuration.

- (1)  $f_i = 1 \text{ kHz}.$
- (2)  $f_i = 6 \text{ kHz}.$
- (3)  $f_i = 100 \text{ Hz}.$

Fig 14. THD + N as a function of output power, SE configuration with 2  $\times$  4  $\Omega$  load




 $V_{DD}$  = 39 V,  $V_{SS}$  = -39,  $f_{osc}$  = 325 kHz (external 650 kHz oscillator),  $2 \times 3 \Omega$  SE configuration.

- (1)  $f_i = 1 \text{ kHz}.$
- (2)  $f_i = 6 \text{ kHz}.$
- (3)  $f_i = 100 \text{ Hz}.$

Fig 15. THD + N as a function of output power, SE configuration with 2  $\times$  3  $\Omega$  load

TDA8953\_1 © NXP B.V. 2009. All rights reserved.


#### $2\times210\ W$ class-D power amplifier



 $\rm V_{DD}$  = 41 V,  $\rm V_{SS}$  = -41,  $\rm f_{osc}$  = 325 kHz (external 650 kHz oscillator), 1  $\times$  8  $\Omega$  BTL configuration.

- (1)  $f_i = 1 \text{ kHz}.$
- (2)  $f_i = 6 \text{ kHz}.$
- (3)  $f_i = 100 \text{ Hz}.$

Fig 16. THD + N as a function of output power, BTL configuration with 1  $\times$  8  $\Omega$  load




 $V_{DD}$  = 41 V,  $V_{SS}$  = -41,  $f_{osc}$  = 325 kHz (external 650 kHz oscillator),  $2\times4~\Omega$  SE configuration.

- (1)  $P_0 = 1 W$ .
- (2)  $P_0 = 10 \text{ W}.$
- (3)  $P_0 = 100 \text{ W}.$

Fig 17. THD + N as a function of frequency, SE configuration with 2  $\times$  4  $\Omega$  load


#### $2\times210\ W$ class-D power amplifier



 $\rm V_{DD}$  = 39 V,  $\rm V_{SS}$  = –39,  $\rm f_{osc}$  = 325 kHz (external 650 kHz oscillator), 2  $\times$  3  $\Omega$  SE configuration.

- (1)  $P_0 = 1 W$ .
- (2)  $P_0 = 10 \text{ W}.$
- (3)  $P_0 = 100 \text{ W}.$

Fig 18. THD + N as a function of frequency, SE configuration with 2  $\times$  3  $\Omega$  load



 $\rm V_{DD}$  = 41 V,  $\rm V_{SS}$  = –41,  $\rm f_{osc}$  = 325 kHz (external 650 kHz oscillator), 1  $\times$  8  $\Omega$  BTL configuration.

- (1)  $P_0 = 1 W$ .
- (2)  $P_0 = 10 \text{ W}.$
- (3)  $P_0 = 100 \text{ W}.$

Fig 19. THD + N as a function of frequency, BTL configuration with 1  $\times$  8  $\Omega$  load

#### $2 \times 210 \text{ W class-D power amplifier}$




Fig 20. Channel separation as a function of frequency, SE configuration with 2  $\times$  4  $\Omega$  load




Fig 21. Channel separation as a function of frequency, SE configuration with 2  $\times$  3  $\Omega$  load

#### $2 \times 210$ W class-D power amplifier






Fig 22. Power dissipation as a function of output power per channel, SE configuration



**TDA8953 NXP Semiconductors** 

#### 2 × 210 W class-D power amplifier




Infinite heat sink used.

f<sub>i</sub> = 1 kHz, f<sub>osc</sub> = 325 kHz (external 650 kHz oscillator).

- (1) THD + N = 10 %,  $2 \times 3 \Omega$ .
- (2) THD + N = 10 %,  $2 \times 4 \Omega$
- (3) THD + N = 0.5 %,  $2 \times \Omega$
- (4) THD + N = 0.5 %,  $2 \times 4 \Omega$ .

Fig 24. Output power as a function of supply voltage, SE configuration




Infinite heat sink used.

 $f_i = 1 \text{ kHz}$ ,  $f_{osc} = 325 \text{ kHz}$  (external 650 kHz oscillator).

- (1) THD + N = 10 %, 8  $\Omega$ .
- (2) THD + N = 0.5 %,  $8 \Omega$ .

Fig 25. Output power as a function of supply voltage, BTL configuration


#### $2\times210\ W$ class-D power amplifier



 $V_{DD}$  = 30 V,  $V_{SS}$  = -30 V,  $f_{osc}$  = 325 kHz (external 650 kHz oscillator),  $V_i$  = 100 mV,  $C_i$  = 330 pF.

- (1) 1  $\times$  8  $\Omega$  configuration; L<sub>LC</sub> = 15  $\mu$ H, C<sub>LC</sub> = 680 nF, V<sub>DD</sub> = 41 V, V<sub>SS</sub> = -41 V.
- (2)  $2 \times 4 \Omega$  configuration;  $L_{LC}$  = 15  $\mu$ H,  $C_{LC}$  = 680 nF,  $V_{DD}$  = 41 V,  $V_{SS}$  = -41 V.
- (3)  $2 \times 3 \Omega$  configuration;  $L_{LC}$  = 15  $\mu$ H,  $C_{LC}$  = 680 nF,  $V_{DD}$  = 39 V;  $V_{SS}$  = -39 V.

Fig 26. Frequency response



Ripple on VDD, short on input pins.


 $V_{DD}$  = 41 V,  $V_{SS}$  = -41 V,  $V_{ripple}$  = 2 V (p-p), 2  $\times$  4  $\Omega$  SE configuration.

- (1) Operating mode.
- (2) Mute mode.

Fig 27. SVRR as a function of ripple frequency, ripple on  $V_{DD}$ 

**NXP Semiconductors** 

#### 2 × 210 W class-D power amplifier




Ripple on VSS, short on input pins.

 $V_{DD}$  = 41 V,  $V_{SS}$  = -41 V,  $V_{ripple}$  = 2 V (p-p), 2 × 4  $\Omega$  SE configuration.

- (1) Mute mode.
- (2) Operating mode.

Fig 28. SVRR as a function of ripple frequency, ripple on V<sub>SS</sub>



(1) Mode voltage down.

(2) Mode voltage up.

Fig 29. Output voltage as a function of mode voltage

**TDA8953 NXP Semiconductors** 

#### 2 × 210 W class-D power amplifier






Fig 30. Mute attenuation as a function of frequency




#### $2 \times 210 \text{ W class-D power amplifier}$



 $V_{DD}$  = 39 V,  $V_{SS}$  = -39 V,  $f_{osc}$  = 325 kHz (external 650 kHz oscillator), 2 × 3  $\Omega$  SE configuration. Heat sink: Fisher SK495/50; Sil-Pad: 1500ST. Condition: 30 minutes pre-heated in Mute

- (1) Maximum output power; TFB on.
- (2) Maximum output power / 8; TFB on.
- (3) Maximum output power; TFB off.
- (4) Maximum output power / 8; TFB off.

Fig 32. Output power as a function of time, 2  $\times$  3  $\Omega$ 



 $V_{DD}$  = 41 V,  $V_{SS}$  = -41 V,  $f_{osc}$  = 325 kHz (external 650 kHz oscillator, 2 × 4  $\Omega$  SE configuration Heat sink: Fisher SK495/50; Sil-Pad: 1500ST. Condition: 30 minutes pre-heated in Mute

- (1) Maximum output power; TFB on.
- (2) Maximum output power / 8; TFB on.
- (3) Maximum output power; TFB off.
- (4) Maximum output power / 8; TFB off.

Fig 33. Output power as a function of time, 2  $\times$  4  $\Omega$ 

## 15. Package outline

#### DBS23P: plastic DIL-bent-SIL power package; 23 leads (straight lead length 3.2 mm)

SOT411-1





Fig 34. Package outline SOT411-1 (DBS23P)

TDA8953\_1 © NXP B.V. 2009. All rights reserved.

#### HSOP24: plastic, heatsink small outline package; 24 leads; low stand-off height

#### SOT566-3



- 1. Limits per individual lead.
- 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT566-3					<del>-03-02-18-</del> 03-07-23

Fig 35. Package outline SOT566-3 (HSOP24)

IDA8953\_1 © NXP B.V. 2009. All rights reserved.

2 × 210 W class-D power amplifier

## 16. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365* "Surface mount reflow soldering description".

#### 16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

#### 16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- Package footprints, including solder thieves and orientation
- The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

#### 16.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- Solder bath specifications, including temperature and impurities

TDA8953\_1 © NXP B.V. 2009. All rights reserved.

2 × 210 W class-D power amplifier

#### 16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 36</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 13 and 14

Table 13. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C	<del>;</del> )
	/olume (mm³)	
	< 350	≥ 350
< 2.5	235	220
≥ 2.5	220	220


Table 14. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)				
	Volume (mm <sup>3</sup> )	olume (mm³)			
	< 350	350 to 2000	> 2000		
< 1.6	260	260	260		
1.6 to 2.5	260	250	245		
> 2.5	250	245	245		

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 36.

#### $2 \times 210 \text{ W class-D power amplifier}$



For further information on temperature profiles, refer to Application Note *AN10365* "Surface mount reflow soldering description".

2 × 210 W class-D power amplifier

## 17. Soldering of through-hole mount packages

#### 17.1 Introduction to soldering through-hole mount packages

This text gives a very brief insight into wave, dip and manual soldering.

Wave soldering is the preferred method for mounting of through-hole mount IC packages on a printed-circuit board.

#### 17.2 Soldering by dipping or by solder wave

Driven by legislation and environmental forces the worldwide use of lead-free solder pastes is increasing. Typical dwell time of the leads in the wave ranges from 3 seconds to 4 seconds at 250 °C or 265 °C, depending on solder material applied, SnPb or Pb-free respectively.

The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature  $(T_{stg(max)})$ . If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### 17.3 Manual soldering

Apply the soldering iron (24 V or less) to the lead(s) of the package, either below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300  $^{\circ}$ C it may remain in contact for up to 10 seconds. If the bit temperature is between 300  $^{\circ}$ C and 400  $^{\circ}$ C, contact may be up to 5 seconds.

## 17.4 Package related soldering information

Table 15. Suitability of through-hole mount IC packages for dipping and wave soldering

Package	Soldering method		
	Dipping	Wave	
CPGA, HCPGA	-	suitable	
DBS, DIP, HDIP, RDBS, SDIP, SIL	suitable	suitable <sup>[1]</sup>	
PMFP[2]	-	not suitable	

For SDIP packages, the longitudinal axis must be parallel to the transport direction of the printed-circuit board.

<sup>[2]</sup> For PMFP packages hot bar soldering or manual soldering is suitable.

 $2 \times 210 \text{ W class-D power amplifier}$ 

44 of 46

## 18. Revision history

#### Table 16. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
TDA8953_1	20091224	Product data sheet	-	-

#### 2 × 210 W class-D power amplifier

## 19. Legal information

#### 19.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <a href="http://www.nxp.com">http://www.nxp.com</a>.

#### 19.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

#### 19.3 Disclaimers

**General** — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental

damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

#### 19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 20. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: <a href="mailto:salesaddresses@nxp.com">salesaddresses@nxp.com</a>

IDA8953\_1 © NXP B.V. 2009. All rights reserved.

**TDA8953 NXP Semiconductors** 

#### $2 \times 210 \text{ W class-D power amplifier}$

## 21. Contents

1	General description
2	Features
3	Applications 2
4	Quick reference data 2
5	Ordering information
6	Block diagram 3
7	Pinning information 4
7.1	Pinning
7.2	Pin description
8	Functional description 5
8.1	General5
8.2	Pulse-width modulation frequency 8
8.3	Protection
8.3.1	Thermal protection
8.3.1.1	Thermal FoldBack (TFB) 9
8.3.1.2	OverTemperature Protection (OTP) 9
8.3.2	OverCurrent Protection (OCP)
8.3.3	Window Protection (WP)
8.3.4	Supply voltage protection
8.3.5	Clock protection (CP)
8.3.6	Overview of protection functions
8.4	Differential audio inputs
0.4	
^	Internal circuitme
9	Internal circuitry
10	Limiting values 17
10 11	Limiting values
10 11 12	Limiting values
10 11 12 13	Limiting values17Thermal characteristics17Static characteristics18Dynamic characteristics20
10 11 12 13 13.1	Limiting values.17Thermal characteristics17Static characteristics18Dynamic characteristics20Switching characteristics20
10 11 12 13 13.1 13.2	Limiting values.17Thermal characteristics17Static characteristics18Dynamic characteristics20Switching characteristics20Stereo SE configuration characteristics21
10 11 12 13 13.1	Limiting values.17Thermal characteristics17Static characteristics18Dynamic characteristics20Switching characteristics20
10 11 12 13 13.1 13.2	Limiting values.17Thermal characteristics17Static characteristics18Dynamic characteristics20Switching characteristics20Stereo SE configuration characteristics21Mono BTL application characteristics22Application information23
10 11 12 13 13.1 13.2 13.3	Limiting values.17Thermal characteristics17Static characteristics18Dynamic characteristics20Switching characteristics20Stereo SE configuration characteristics21Mono BTL application characteristics22Application information23Mono BTL application23
10 11 12 13 13.1 13.2 13.3 14 14.1 14.2	Limiting values.17Thermal characteristics17Static characteristics18Dynamic characteristics20Switching characteristics20Stereo SE configuration characteristics21Mono BTL application characteristics22Application information23Mono BTL application23Pin MODE23
10 11 12 13 13.1 13.2 13.3 14 14.1 14.2 14.3	Limiting values.17Thermal characteristics17Static characteristics18Dynamic characteristics20Switching characteristics20Stereo SE configuration characteristics21Mono BTL application characteristics22Application information23Mono BTL application23Pin MODE23Estimating the output power23
10 11 12 13 13.1 13.2 13.3 14 14.1 14.2 14.3 14.3.1	Limiting values.17Thermal characteristics17Static characteristics18Dynamic characteristics20Switching characteristics20Stereo SE configuration characteristics21Mono BTL application characteristics22Application information23Mono BTL application23Pin MODE23Estimating the output power23Single-Ended (SE)23
10 11 12 13 13.1 13.2 13.3 14 14.1 14.2 14.3 14.3.1 14.3.2	Limiting values.       17         Thermal characteristics       18         Static characteristics       20         Switching characteristics       20         Stereo SE configuration characteristics       21         Mono BTL application characteristics       22         Application information       23         Mono BTL application       23         Pin MODE       23         Estimating the output power       23         Single-Ended (SE)       23         Bridge-Tied Load (BTL)       24
10 11 12 13 13.1 13.2 13.3 14 14.1 14.2 14.3 14.3.1 14.3.2 14.4	Limiting values.       17         Thermal characteristics       18         Static characteristics       20         Switching characteristics       20         Stereo SE configuration characteristics       21         Mono BTL application characteristics       22         Application information.       23         Mono BTL application       23         Pin MODE       23         Estimating the output power       23         Single-Ended (SE)       23         Bridge-Tied Load (BTL)       24         External clock       24
10 11 12 13 13.1 13.2 13.3 14 14.1 14.2 14.3 14.3.1 14.3.2 14.4 14.5	Limiting values.         17           Thermal characteristics         17           Static characteristics.         18           Dynamic characteristics         20           Switching characteristics         20           Stereo SE configuration characteristics         21           Mono BTL application characteristics         22           Application information.         23           Mono BTL application         23           Pin MODE.         23           Estimating the output power         23           Single-Ended (SE)         23           Bridge-Tied Load (BTL)         24           External clock         24           Heatsink requirements         24
10 11 12 13 13.1 13.2 13.3 14 14.1 14.2 14.3 14.3.1 14.3.2 14.4 14.5 14.6	Limiting values.         17           Thermal characteristics         18           Static characteristics         20           Switching characteristics         20           Stereo SE configuration characteristics         21           Mono BTL application characteristics         22           Application information.         23           Mono BTL application         23           Pin MODE.         23           Estimating the output power         23           Single-Ended (SE)         23           Bridge-Tied Load (BTL)         24           External clock         24           Heatsink requirements         24           Pumping effects         26
10 11 12 13 13.1 13.2 13.3 14 14.1 14.2 14.3 14.3.1 14.3.2 14.4 14.5 14.6 14.7	Limiting values.         17           Thermal characteristics         17           Static characteristics.         18           Dynamic characteristics         20           Switching characteristics         20           Stereo SE configuration characteristics         21           Mono BTL application characteristics         22           Application information.         23           Pin MODE.         23           Estimating the output power         23           Single-Ended (SE)         23           Bridge-Tied Load (BTL)         24           External clock         24           Heatsink requirements         24           Pumping effects         26           Application schematic         26
10 11 12 13 13.1 13.2 13.3 14 14.1 14.2 14.3 14.3.1 14.3.2 14.4 14.5 14.6	Limiting values.         17           Thermal characteristics         18           Symmode characteristics         20           Switching characteristics         20           Stereo SE configuration characteristics         21           Mono BTL application characteristics         22           Application information.         23           Mono BTL application         23           Pin MODE.         23           Estimating the output power         23           Single-Ended (SE)         23           Bridge-Tied Load (BTL)         24           External clock         24           Heatsink requirements         24           Pumping effects         26           Application schematic         26           Curves measured in reference design
10 11 12 13 13.1 13.2 13.3 14 14.1 14.2 14.3 14.3.1 14.3.2 14.4 14.5 14.6 14.7	Limiting values.         17           Thermal characteristics         18           Dynamic characteristics         20           Switching characteristics         20           Stereo SE configuration characteristics         21           Mono BTL application characteristics         22           Application information.         23           Pin MODE.         23           Estimating the output power         23           Single-Ended (SE)         23           Bridge-Tied Load (BTL)         24           External clock         24           Heatsink requirements         24           Pumping effects         26           Application schematic         26           Curves measured in reference design (demo board TDA8953J)         28
10 11 12 13 13.1 13.2 13.3 14 14.1 14.2 14.3 14.3.1 14.3.2 14.4 14.5 14.6 14.7	Limiting values.17Thermal characteristics18Static characteristics20Switching characteristics20Switching characteristics21Mono BTL application characteristics21Mono BTL application characteristics22Application information23Mono BTL application23Pin MODE23Estimating the output power23Single-Ended (SE)23Bridge-Tied Load (BTL)24External clock24Heatsink requirements24Pumping effects26Application schematic26Curves measured in reference design (demo board TDA8953J)28Package outline38
10 11 12 13 13.1 13.2 13.3 14 14.1 14.2 14.3 14.3.1 14.3.2 14.4 14.5 14.6 14.7 14.8	Limiting values.         17           Thermal characteristics         18           Dynamic characteristics         20           Switching characteristics         20           Stereo SE configuration characteristics         21           Mono BTL application characteristics         22           Application information.         23           Pin MODE.         23           Estimating the output power         23           Single-Ended (SE)         23           Bridge-Tied Load (BTL)         24           External clock         24           Heatsink requirements         24           Pumping effects         26           Application schematic         26           Curves measured in reference design (demo board TDA8953J)         28

	wave and renow soldering	40
16.3	Wave soldering	40
16.4	Reflow soldering	41
17	Soldering of through-hole mount packages.	43
17.1	Introduction to soldering through-hole mount	
	packages	43
17.2	Soldering by dipping or by solder wave	43
17.3	Manual soldering	43
17.4	Package related soldering information	43
18	Revision history	44
18 19	Revision history	44 45
_	-	
19	Legal information	45
<b>19</b> 19.1	Legal information	<b>45</b>
<b>19</b> 19.1 19.2	Legal information	<b>45</b> 45
19 19.1 19.2 19.3	Legal information  Data sheet status  Definitions  Disclaimers	45 45 45 45

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.





© NXP B.V. 2009. All rights reserved.

Date of release: 24 December 2009 Document identifier: TDA8953\_1