# **PH1730AL**

# N-channel TrenchMOS logic level FET

Rev. 03 — 12 January 2010

**Product data sheet** 

# 1. Product profile

# 1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in computing and consumer applications.

#### 1.2 Features and benefits

- High efficiency due to low switching and conduction losses
- Suitable for logic level gate drive sources

# 1.3 Applications

- Consumer applications
- Desktop Voltage Regulator Module (VRM)
- Notebook Voltage Regulator Module (VRM)

#### 1.4 Quick reference data

Table 1. Quick reference

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
$V_{\text{DS}}$	drain-source voltage	$T_j \ge 25 \text{ °C}; T_j \le 175 \text{ °C}$		-	-	30	V
$I_D$	drain current	$T_{mb}$ = 25 °C; $V_{GS}$ = 10 V; see <u>Figure 1</u> and <u>3</u>	<u>[1]</u>	-	-	100	Α
P <sub>tot</sub>	total power dissipation	T <sub>mb</sub> = 25 °C; see <u>Figure 2</u>		-	-	109	W
Dynamic	characteristics						
$Q_{GD}$	gate-drain charge	$V_{GS}$ = 4.5 V; $I_D$ = 10 A; $V_{DS}$ = 12 V; see <u>Figure 14</u> and <u>15</u>		-	8.7	-	nC
$Q_{G(tot)} \\$	total gate charge	$V_{GS} = 4.5 \text{ V}; I_D = 10 \text{ A};$ $V_{DS} = 12 \text{ V}; \text{ see } \frac{\text{Figure } 14}{\text{ Figure } 14}$		-	36.2	-	nC
Static ch	aracteristics						
$R_{DSon}$	drain-source on-state resistance	$V_{GS} = 10 \text{ V}; I_D = 15 \text{ A};$ $T_j = 25 \text{ °C}$		-	1.29	1.7	mΩ

<sup>[1]</sup> Continuous current is limited by package.



## N-channel TrenchMOS logic level FET

# 2. Pinning information

**Table 2. Pinning information** 

Pin	Symbol	Description	Simplified outline	Graphic symbol
1	S	source		_
2	S	source	mb	D
3	S	source		
4	G	gate	[q]	<u> </u>
mb	D	mounting base; connected to drain	1 2 3 4	mbb076 S
			SOT669 (LFPAK)	

# 3. Ordering information

Table 3. Ordering information

Type number	Package		
	Name	Description	Version
PH1730AL	LFPAK	plastic single-ended surface-mounted package (LFPAK); 4 leads	SOT669

# 4. Limiting values


Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Parameter	Conditions		Min	Max	Unit
drain-source voltage	$T_j \ge 25 \text{ °C}; T_j \le 175 \text{ °C}$		-	30	V
drain-gate voltage	$T_j \ge 25 \text{ °C}; T_j \le 175 \text{ °C}; R_{GS} = 20 \text{ k}\Omega$		-	30	V
gate-source voltage			-20	20	V
drain current	$V_{GS} = 10 \text{ V}; T_{mb} = 100 \text{ °C}; \text{ see } \frac{\text{Figure 1}}{\text{Model}}$	[1]	-	100	Α
	$V_{GS}$ = 10 V; $T_{mb}$ = 25 °C; see <u>Figure 1</u> and <u>3</u>	[1]	-	100	Α
peak drain current	$t_p \le 10 \ \mu s$ ; pulsed; $T_{mb} = 25 \ ^{\circ}C$ ; see <u>Figure 3</u>		-	790	Α
total power dissipation	T <sub>mb</sub> = 25 °C; see <u>Figure 2</u>		-	109	W
storage temperature			-55	175	°C
junction temperature			-55	175	°C
ain diode					
source current	T <sub>mb</sub> = 25 °C;	<u>[1]</u>	-	100	Α
peak source current	t <sub>p</sub> ≤ 10 μs; pulsed; T <sub>mb</sub> = 25 °C		-	790	Α
ruggedness					
non-repetitive drain-source avalanche energy	$V_{GS}$ = 10 V; $T_{j(init)}$ = 25 °C; $I_D$ = 100 A; $V_{sup}$ ≤ 30 V; $R_{GS}$ = 50 Ω; unclamped		-	241	mJ
	drain-source voltage drain-gate voltage gate-source voltage drain current  peak drain current total power dissipation storage temperature junction temperature ain diode source current peak source current ruggedness non-repetitive drain-source avalanche	drain-source voltage $T_j \ge 25  ^{\circ}\text{C};  T_j \le 175  ^{\circ}\text{C}$ drain-gate voltage $T_j \ge 25  ^{\circ}\text{C};  T_j \le 175  ^{\circ}\text{C};  R_{GS} = 20  \text{k}\Omega$ gate-source voltage drain current $V_{GS} = 10  \text{V};  T_{mb} = 100  ^{\circ}\text{C};  \text{see Figure 1}$ $V_{GS} = 10  \text{V};  T_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 1}$ and 3 peak drain current $V_{GS} = 10  \text{V};  V_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 2}$ total power dissipation $V_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 2}$ storage temperature junction temperature $V_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 2}$ source current $V_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 2}$ $V_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 2}$ source current $V_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 2}$ $V_{mb} = 25  ^{\circ}\text{C};  \text{certain 2}$ $V_{mb} = 25  ^{\circ}\text{C};  \text{certain 3}$ $V_{mb} = 25  ^{\circ}\text{C};  \text$	drain-source voltage $T_j \ge 25  ^{\circ}\text{C};  T_j \le 175  ^{\circ}\text{C}$ drain-gate voltage $T_j \ge 25  ^{\circ}\text{C};  T_j \le 175  ^{\circ}\text{C};  R_{GS} = 20  \text{k}\Omega$ gate-source voltage drain current $V_{GS} = 10  \text{V};  T_{mb} = 100  ^{\circ}\text{C};  \text{see Figure 1}$ [1] $V_{GS} = 10  \text{V};  T_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 1}$ and 3 [1] peak drain current $t_p \le 10  \mu\text{s};  \text{pulsed};  T_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 3}$ total power dissipation $T_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 2}$ storage temperature junction temperature $T_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 2}$ source current $T_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 2}$ $T_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 2}$ $T_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 3}$ $T_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 2}$ $T_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 3}$ $T_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 3}$ $T_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 2}$ $T_{mb} = 25  ^{\circ}\text{C};  \text{see Figure 3}$ $T_{mb} = 25  ^{\circ}\text{C};  see Figu$	drain-source voltage $T_j \ge 25  ^{\circ}\text{C}; \ T_j \le 175  ^{\circ}\text{C}$ - drain-gate voltage $T_j \ge 25  ^{\circ}\text{C}; \ T_j \le 175  ^{\circ}\text{C}; \ R_{GS} = 20  \text{k}\Omega$ - gate-source voltage -20 drain current $V_{GS} = 10  \text{V}; \ T_{mb} = 100  ^{\circ}\text{C}; \ \text{see Figure 1}$ 11 - $V_{GS} = 10  \text{V}; \ T_{mb} = 25  ^{\circ}\text{C}; \ \text{see Figure 1}$ and 3 11 - peak drain current $V_{p} \le 10  \mu\text{s}; \ \text{pulsed}; \ T_{mb} = 25  ^{\circ}\text{C}; \ \text{see Figure 3}$ - total power dissipation $V_{mb} = 25  ^{\circ}\text{C}; \ \text{see Figure 2}$ - storage temperature -55 junction temperature -55 junction temperature -55 ain diode source current $V_{mb} = 25  ^{\circ}\text{C}; \ \text{see Figure 2}$ - 55 ain diode source current $V_{mb} = 25  ^{\circ}\text{C}; \ \text{see Figure 2}$ - $V_{mb} = 25  ^{\circ}\text{C}; \ \text{see Figure 3}$ - $V_{mb} = 25  ^{\circ}C$	drain-source voltage $T_j \ge 25$ °C; $T_j \le 175$ °C


<sup>[1]</sup> Continuous current is limited by package.

## N-channel TrenchMOS logic level FET




 $V_{GS} \ge 10 \ V$ ; (1) Capped at 100 A due to package

Fig 1. Continuous drain current as a function of mounting base temperature



$$P_{der} = \frac{P_{tot}}{P_{tot(25^{\circ}C)}} \times 100\%$$

Fig 2. Normalized total power dissipation as a function of mounting base temperature



 $T_{mb} = 25 \,^{\circ}C; I_{DM}$  is single pulse (1) Capped at 100 A due to package.

Fig 3. Safe operating area; continuous and peak drain currents as a function of drain-source voltage


**PH1730AL NXP Semiconductors** 

## N-channel TrenchMOS logic level FET

#### 5. Thermal characteristics

Thermal characteristics Table 5.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$R_{th(j\text{-}mb)}$	thermal resistance from junction to mounting base	see Figure 4	-	0.5	1.1	K/W



Transient thermal impedance from junction to mounting base as a function of pulse duration

# N-channel TrenchMOS logic level FET

# 6. Characteristics

Table 6. Characteristics

Symbol	Parameter Conditions		Min	Тур	Max	Unit
Static cha	racteristics					
V <sub>(BR)DSS</sub>	drain-source	$I_D = 20 \text{ A}$ ; $V_{GS} = 0 \text{ V}$ ; $T_j = 25 \text{ °C}$ ; $t_{av} = 100 \text{ ns}$	35	-	-	V
	breakdown voltage	$I_D = 250 \ \mu A; \ V_{GS} = 0 \ V; \ T_j = 25 \ ^{\circ}C$	30	-	-	V
		$I_D = 250 \mu A; V_{GS} = 0 V; T_j = -55 °C$	27	-	-	V
V <sub>GS(th)</sub> gate-source threshold voltage		$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = 25 °C; see <u>Figure 11</u> and <u>12</u>	1.3	1.7	2.15	V
		$I_D = 1$ mA; $V_{DS} = V_{GS}$ ; $T_j = 150$ °C; see Figure 12	0.65	-	-	V
		$I_D$ = 1 mA; $V_{DS}$ = $V_{GS}$ ; $T_j$ = -55 °C; see Figure 12	-	-	2.45	V
I <sub>DSS</sub>	drain leakage current	$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-	1	μΑ
		$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 150 \text{ °C}$	-	-	100	μΑ
I <sub>GSS</sub>	gate leakage current	$V_{GS} = 16 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-	100	nΑ
		$V_{GS} = -16 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 \text{ °C}$	-	-	100	nΑ
R <sub>DSon</sub>	drain-source on-state	$V_{GS} = 4.5 \text{ V}; I_D = 15 \text{ A}; T_j = 25 ^{\circ}\text{C}$	-	1.75	2.09	mΩ
	resistance	$V_{GS} = 10 \text{ V}; I_D = 15 \text{ A}; T_j = 150 \text{ °C};$ see <u>Figure 13</u>	-	-	2.8	mΩ
		$V_{GS} = 10 \text{ V}; I_D = 15 \text{ A}; T_j = 25 \text{ °C}$	-	1.29	1.7	mΩ
$R_G$	gate resistance	f = 1 MHz	-	0.77	1.5	Ω
Dynamic	characteristics					
	total gate charge	$I_D = 10 \text{ A}; V_{DS} = 12 \text{ V}; V_{GS} = 10 \text{ V};$ see <u>Figure 14</u> and <u>15</u>	-	77.9	-	nC
		$I_D = 0 A; V_{DS} = 0 V; V_{GS} = 10 V$	-	70	-	nC
		$I_D = 10 \text{ A}$ ; $V_{DS} = 12 \text{ V}$ ; $V_{GS} = 4.5 \text{ V}$ ; see <u>Figure 14</u>	-	36.2	-	nC
$Q_{GS}$	gate-source charge	$I_D = 10 \text{ A}$ ; $V_{DS} = 12 \text{ V}$ ; $V_{GS} = 4.5 \text{ V}$ ;	-	11.6	-	nC
$Q_{GS(th)}$	pre-threshold gate-source charge	see <u>Figure 14</u> and <u>15</u>	-	8	-	nC
Q <sub>GS(th-pl)</sub>	post-threshold gate-source charge		-	3.6	-	nC
$Q_{GD}$	gate-drain charge		-	8.7	-	nC
$V_{GS(pl)}$	gate-source plateau voltage	$V_{DS} = 12 \text{ V}$ ; see <u>Figure 14</u> and <u>15</u>	-	2.34	-	V
C <sub>iss</sub>	input capacitance	$V_{DS} = 12 \text{ V}; V_{GS} = 0 \text{ V}; f = 1 \text{ MHz};$	-	5057	-	pF
C <sub>oss</sub>	output capacitance	T <sub>j</sub> = 25 °C; see <u>Figure 16</u>	-	1082	-	pF
C <sub>rss</sub>	reverse transfer capacitance		-	398	-	pF
t <sub>d(on)</sub>	turn-on delay time	$V_{DS}$ = 12 V; $R_L$ = 0.5 $\Omega$ ; $V_{GS}$ = 4.5 V;	-	46	-	ns
t <sub>r</sub>	rise time	$R_{G(ext)} = 4.7 \Omega$	-	72	-	ns
t <sub>d(off)</sub>	turn-off delay time		-	76	-	ns
t <sub>f</sub>	fall time		-	34	-	ns

# N-channel TrenchMOS logic level FET

Table 6. Characteristics ... continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Source-dr	ain diode					
$V_{SD}$	source-drain voltage	$I_S = 25 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C};$ see <u>Figure 17</u>	-	0.78	1.2	V
t <sub>rr</sub>	reverse recovery time	$I_S = 20 \text{ A}$ ; $dI_S/dt = -100 \text{ A/}\mu\text{s}$ ; $V_{GS} = 0 \text{ V}$ ;	-	45	-	ns
Qr	recovered charge	$V_{DS} = 20 \text{ V}$	-	56	-	nC

[1] Tested to JEDEC standards where applicable.




Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values




Fig 7. Forward transconductance as a function of drain current; typical values

 $T_j = 25 \,{}^{\circ}C; V_{DS} = 15 \, V$ 






Fig 6. Drain-source on-state resistance as a function of drain current; typical values



 $V_{DS} = 10 \, V$ 


Fig 8. Transfer characteristics: drain current as a function of gate-source voltage; typical values

## N-channel TrenchMOS logic level FET




$$V_{DS} = 0V; f = 1MHz$$

Fig 9. Input and reverse transfer capacitances as a function of gate-source voltage; typical values




$$T_j = 25 \,^{\circ}C; I_D = 15A$$

Fig 10. Drain-source on-state resistance as a function of gate-source voltage; typical values



 $T_j = 25 \,^{\circ}C; V_{DS} = 5 \, V$ 

Fig 11. Sub-threshold drain current as a function of gate-source voltage



$$I_D = 1 \, mA; V_{DS} = V_{GS}$$

Fig 12. Gate-source threshold voltage as a function of junction temperature

# N-channel TrenchMOS logic level FET




Fig 13. Normalized drain-source on-state resistance factor as a function of junction temperature




Fig 14. Gate charge waveform definitions





Fig 15. Gate-source voltage as a function of gate charge; typical values



 $V_{GS} = 0V; f = 1MHz$ 

Fig 16. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values

# N-channel TrenchMOS logic level FET





Fig 17. Source (diode forward) current as a function of source-drain (diode forward) voltage; typical values

# Package outline

## Plastic single-ended surface-mounted package (LFPAK); 4 leads

**SOT669** 



UNIT	Α	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b	b <sub>2</sub>	b <sub>3</sub>	b <sub>4</sub>	С	c <sub>2</sub>	D <sup>(1)</sup>	D <sub>1</sub> <sup>(1)</sup> max	E <sup>(1)</sup>	E <sub>1</sub> <sup>(1)</sup>	е	Н	L	L <sub>1</sub>	L <sub>2</sub>	w	у	θ
mm	1.20 1.01	0.15 0.00	1.10 0.95	0.25	0.50 0.35	4.41 3.62	2.2 2.0	0.9 0.7	0.25 0.19		4.10 3.80	4.20	5.0 4.8	3.3 3.1	1.27	6.2 5.8	0.85 0.40	1.3 0.8	1.3 0.8	0.25	0.1	8° 0°

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT669		MO-235				<del>04-10-13</del> 06-03-16	

Fig 18. Package outline SOT669 (LFPAK)

# N-channel TrenchMOS logic level FET

# 8. Revision history

## Table 7. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
PH1730AL_3	20100112	Product data sheet	-	PH1730AL_2
Modifications:	<ul> <li>Various cha</li> </ul>	anges to content.		
PH1730AL_2	20090121	Product data sheet	-	PH1730AL_1
PH1730AL_1	20080911	Preliminary data sheet	-	-

#### N-channel TrenchMOS logic level FET

# 9. Legal information

#### 9.1 Data sheet status

Document status [1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 9.2 Definitions

**Draft** — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 9.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on a weakness or default in the customer application/use or the application/use of customer's third party customer(s) (hereinafter both referred to as "Application"). It is customer's sole responsibility to check whether the NXP Semiconductors product is suitable and fit for the Application planned. Customer has to do all necessary testing for the Application in order to avoid a default of the Application and the product. NXP Semiconductors does not accept any liability in this respect.

**Quick reference data** — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

#### N-channel TrenchMOS logic level FET

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Non-automotive qualified products — Unless the data sheet of an NXP Semiconductors product expressly states that the product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever

customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

# 9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS — is a trademark of NXP B.V.

# 10. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

# N-channel TrenchMOS logic level FET

# 11. Contents

1	Product profile	1
1.1	General description	1
1.2	Features and benefits	1
1.3	Applications	1
1.4	Quick reference data	1
2	Pinning information	2
3	Ordering information	2
4	Limiting values	2
5	Thermal characteristics	4
6	Characteristics	5
7	Package outline	0
8	Revision history1	1
9	Legal information1	2
9.1	Data sheet status	2
9.2	Definitions1	2
9.3	Disclaimers	2
9.4	Trademarks1	
10	Contact information 1	2

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.