

AP3432

### **General Description**

The AP3432 is a high efficiency step-down DC-DC voltage converter. The chip operation is optimized by peak-current mode architecture with built-in synchronous power MOSFET switchers.

The oscillator and timing capacitors are all built-in providing an internal switching frequency of 1.5MHz that allows the use of small surface mount inductors and capacitors for portable product implementations. Additional features including Soft Start (SS), Under Voltage Lock Out (UVLO), Thermal Shutdown Detection (TSD) and short circuit protection are integrated to provide reliable product applications.

The device is available in adjustable output voltage versions ranging from 0.8V to  $V_{\rm IN}$  when input voltage range is from 2.7V to 5.5V, and is able to deliver up to 2.5A.

The AP3432 is available in DFN-3×3-6 package.

#### **Features**

- High Efficiency Buck Power Converter
- Low  $R_{DS(ON)}$  Internal Switches :  $100m\Omega$
- Output Current: 2.5A
- Adjustable Output Voltage from 0.8V to V<sub>IN</sub>
- Wide Operating Voltage Range: 2.7V to 5.5V
- Built-in Power Switchers for Synchronous Rectification with High Efficiency
- Feedback Voltage Allows Output: 800mV
- 1.5MHz Switching Frequency
- Thermal Shutdown Protection
- Low Drop-out Operation at 100% Duty Cycle
- No Schottky Diode Required
- Input Over Voltage Protection

### **Applications**

- LCD TV
- Set Top Box
- Post DC-DC Voltage Regulation
- PDA and Notebook Computer




Figure 1. Package Type of AP3432



**AP3432** 

## **Pin Configuration**

DN Package (DFN-3×3-6)




Figure 2. Pin Configuration of AP3432 (Top View)

## **Pin Description**

Pin Number	Pin Name	Function	
1	FB	Output voltage feedback pin	
2	GND	Ground pin	
3	SW	Switch output pin	
4	VIN_SW	Power supply input for the MOSFET switch	
5	VIN_A	Supply input for the analog circuit	
6	EN	Enable pin, active high	



**AP3432** 

### **Functional Block Diagram**





Figure 3. Functional Block Diagram of AP3432

## **Ordering Information**



Package	Temperature Range	Part Number	Marking ID	Packing Type
DFN-3×3-6	-40 to 80°C	AP3432DNTR-G1	BQA	Tape & Reel

BCD Semiconductor's Pb-free products, as designated with "G1" in the part number, are RoHS compliant and green.



**AP3432** 

## **Absolute Maximum Ratings (Note 1)**

Parameter	Symbol	Value	Unit
Supply Input Voltage ( pin VIN_SW)	V <sub>IN_SW</sub>	0 to 6.5	V
Supply Input Voltage ( pin VIN_A)	V <sub>IN_A</sub>	0 to 6.5	V
SW Pin Switch Voltage	$V_{SW}$	-0.3 to V <sub>IN_SW</sub> +0.3	V
Enable Voltage	$V_{EN}$	-0.3 to V <sub>IN_A</sub> +0.3	V
SW Pin Switch Current	$I_{SW}$	3.5	A
Power Dissipation (On PCB, T <sub>A</sub> =25°C)	$P_{\mathrm{D}}$	2.49	W
Thermal Resistance (Junction to Ambient, Simulation)	$\theta_{\mathrm{JA}}$	40.11	°C/W
Operating Junction Temperature	$T_{\mathrm{J}}$	150	°C
Operating Temperature	$T_{OP}$	-40 to 85	°C
Storage Temperature	$T_{STG}$	-55 to 150	°C
ESD (Human Body Model)	$V_{\mathrm{HBM}}$	2000	V
ESD (Machine Model)	$V_{MM}$	200	V

Note 1: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "Recommended Operating Conditions" is not implied. Exposure to "Absolute Maximum Ratings" for extended periods may affect device reliability.

## **Recommended Operating Conditions**

Parameter	Symbol	Min	Max	Unit
Supply Input Voltage	$V_{\rm IN}$	2.7	5.5	V
Junction Temperature Range	$T_{\mathrm{J}}$	-40	125	°C
Ambient Temperature Range	$T_{A}$	-40	80	°C



**AP3432** 

### **Electrical Characteristics**


 $V_{IN\_SW}\!\!=\!\!V_{IN\_A}\!\!=\!\!V_{EN}\!\!=\!\!5V,\ V_{OUT}\!\!=\!\!1.2V,\ V_{FB}\!\!=\!\!0.8V,\ L\!\!=\!\!3.3\mu\text{H},\ C_{IN}\!\!=\!\!4.7\mu\text{F},\ C_{OUT}\!\!=\!\!22\mu\text{F},\ T_{A}\!\!=\!\!25^{\circ}\text{C},\ unless otherwise specified}.$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input Voltage Range	V <sub>IN</sub>		2.7		5.5	V
Shutdown Current	$I_{OFF}$	V <sub>EN</sub> =0V			1	μΑ
Active Current	I <sub>ON</sub>	V <sub>FB</sub> =0.95V		310		μΑ
Regulated Feedback Voltage	$V_{\mathrm{FB}}$	For Adjustable Output Voltage	0.784	0.8	0.816	V
Regulated Output Voltage Accuracy	$\Delta V_{OUT}/V_{OUT}$	$V_{IN}$ =2.7V to 5.5V, $I_{OUT}$ =10mA to 2.5A	-3		3	%
Peak Inductor Current	$I_{PK}$		3.0	3.5		A
Oscillator Frequency	$f_{OSC}$		1.2	1.5	1.8	MHz
PMOSFET R <sub>ON</sub>	R <sub>ON(P)</sub>	I <sub>SW</sub> =0.75A		100		mΩ
NMOSFET R <sub>ON</sub>	R <sub>ON(N)</sub>	I <sub>SW</sub> =0.75A		100		mΩ
EN High-level Input Voltage	$V_{\mathrm{EN}_{\mathrm{H}}}$		1.5			V
EN Low-level Input Voltage	$V_{\mathrm{EN\_L}}$				0.4	V
EN Input Current	$I_{EN}$				1	μΑ
Soft-start time	$t_{\rm SS}$			400		μS
Maximum Duty Cycle	$D_{MAX}$		100			%
Under Voltage Lock Out	v <sub>UVLO</sub>	Rising		2.4		V
		Falling		2.3		
Hysteresis		Hysteresis		0.1		V
OVP Threshold	V <sub>OVP</sub>		5.8	5.9	6.0	V
Hysteresis on OVP			300	400	500	mV
Thermal Shutdown	$T_{SD}$	Hysteresis=30°C		150		°C



**AP3432** 

## **Typical Performance Characteristics**







Figure 4. Efficiency vs. Output Current

Figure 5. Efficiency vs. Output Current







Figure 6. Efficiency vs. Output Current

Figure 7. 3.3V Load Regulation



**AP3432** 







Figure 8. 1.2V Load Regulation

Figure 9. 1.0V Load Regulation







Figure 10. 3.3V Line Regulation

Figure 11. 1.2V Line Regulation



**AP3432** 







Figure 12. 1.0V Line Regulation

Figure 13. EN Threshold vs. Input Voltage






Figure 14. Reference Voltage vs. Output Current

Figure 15. Temperature vs. Output Current



**AP3432** 




Figure 16.  $V_{OUT}$  Ripple ( $V_{IN}$ =5V,  $V_{OUT}$ =3.3V,  $I_{OUT}$ =500mA)

Figure 17.  $V_{OUT}$  Ripple ( $V_{IN}$ =5V,  $V_{OUT}$ =3.3V,  $I_{OUT}$ =1000mA)




Figure 18. V<sub>OUT</sub> Ripple (I<sub>OUT</sub>=2500mA)

Figure 19. Dynamic Mode (I<sub>OUT</sub>=500mA to 2500mA)



**AP3432** 





Figure 20. Dynamic Mode (Rising)

Figure 21. Dynamic Mode (Falling)



 $\label{eq:figure 22. EN Pin L to H}$  (V<sub>IN</sub>=5V, V<sub>OUT</sub>=3.3V, I<sub>OUT</sub>=100mA)

 $\label{eq:figure 23. EN Pin L to H} Figure 23. EN Pin L to H \\ (V_{IN}=5V, V_{OUT}=3.3V, I_{OUT}=1000 mA)$ 



**AP3432** 




Figure 24. EN Pin H to L  $(V_{IN}=5V, V_{OUT}=3.3V, I_{OUT}=1A)$ 

Figure 25. Soft Start Function (V<sub>IN</sub>=5V, V<sub>OUT</sub>=3.3V, I<sub>OUT</sub>=0A)




Figure 26. Soft Start Function  $(V_{IN}=5V, V_{OUT}=3.3V, I_{OUT}=1A)$ 

Figure 27. OTP Function



**AP3432** 




Figure 28. OVP Function (V<sub>IN</sub>=5V to 6V)

Figure 29. Leave OVP Function  $(V_{IN}=6V \text{ to } 5V)$ 



**AP3432** 

### **Application Information**

The basic AP3432 application circuit is shown in Figure 34

#### 1. Inductor Selection

For most applications, the value of inductor is chosen based on the required ripple current with the range of  $1.0\mu H$  to  $6.8\mu H$ .

$$\Delta I_L = \frac{1}{f \times L} V_{OUT} (1 - \frac{V_{OUT}}{V_{IN}})$$

The largest ripple current occurs at the highest input voltage. Having a small ripple current reduces the ESR loss in the output capacitor and improves the efficiency. The highest efficiency is realized at low operating frequency with small ripple current. However, larger value inductors will be required. A reasonable starting point for ripple current setting is  $\triangle I_L \!\!=\!\! 40\% I_{MAX}$ . For a maximum ripple current stays below a specified value, the inductor should be chosen according to the following equation:

$$L = \left[\frac{V_{OUT}}{f \times \Delta I_{t}(MAX)}\right] \left[1 - \frac{V_{OUT}}{V_{IN}(MAX)}\right]$$

The DC current rating of the inductor should be at least equal to the maximum output current plus half the highest ripple current to prevent inductor core saturation. For better efficiency, a lower DC-resistance inductor should be selected.

#### 2. Capacitor Selection

The input capacitance,  $C_{\text{IN}}$ , is needed to filter the trapezoidal current at the source of the top MOSFET. To prevent large ripple voltage, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$I_{RMS} = I_{OMAX} \times \frac{\left[V_{OUT} \left(V_{IN} - V_{OUT}\right)\right]^{\frac{1}{2}}}{V_{IN}}$$

It indicates a maximum value at  $V_{IN}$ =2 $V_{OUT}$ , where  $I_{RMS}$ = $I_{OUT}$ /2. This simple worse-case condition is commonly used for design because even significant

deviations do not much relieve. The selection of  $C_{OUT}$  is determined by the Effective Series Resistance (ESR) that is required to minimize output voltage ripple and load step transients, as well as the amount of bulk capacitor that is necessary to ensure that the control loop is stable. The output ripple,  $\triangle V_{OUT}$ , is determined by:

$$\Delta V_{OUT} \le \Delta I_L [ESR + \frac{1}{8 \times f \times C_{OUT}}]$$

The output ripple is the highest at the maximum input voltage since  $\triangle I_L$  increases with input voltage.

#### 3. Load Transient

A switching regulator typically takes several cycles to respond to the load current step. When a load step occurs,  $V_{OUT}$  immediately shifts by an amount equal to  $\triangle I_{LOAD} \times ESR$ , where ESR is the effective series resistance of output capacitor.  $\triangle I_{LOAD}$  also begins to charge or discharge  $C_{OUT}$  generating a feedback error signal used by the regulator to return  $V_{OUT}$  to its steady-state value. During the recovery time,  $V_{OUT}$  can be monitored for overshoot or ringing that would indicate a stability problem.

#### 4. Output Voltage Setting

The output voltage of AP3432 can be adjusted by a resistive divider according to the following formula:

$$V_{OUT} = V_{REF} \times (1 + \frac{R_1}{R_2}) = 0.8V \times (1 + \frac{R_1}{R_2})$$

The resistive divider senses the fraction of the output voltage as shown in Figure 30.




Figure 30. Setting the Output Voltage



AP3432

### **Application Information (Continued)**

#### 5. Short Circuit Protection

When AP3432 output node is shorted to GND, as  $V_{\rm FB}$  drops under 0.4V, the chip will enter soft-start to protect itself; when short circuit is removed, and  $V_{\rm FB}$  rises over 0.4V, the chip will enter normal operation again. If AP3432 reaches OCP threshold while short circuit, it will enter soft-start cycle and last until the current drops under OCP threshold.

#### 6. Efficiency Considerations

The efficiency of switching regulator is equal to the output power divided by the input power times 100%. It is usually useful to analyze the individual losses to determine what is limiting efficiency and which change could produce the largest improvement. Efficiency can be expressed as:

Efficiency=100%-L1-L2-.....

Where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the regulator produce losses, two major sources usually account for most of the power losses:  $V_{\rm IN}$  quiescent current and  $I^2R$  losses. The  $V_{\rm IN}$  quiescent current loss dominates the efficiency loss at very light load currents and the  $I^2R$  loss dominates the efficiency loss at medium to heavy load currents.

**6.1** The  $V_{\rm IN}$  quiescent current loss comprises two parts: the DC bias current as given in the electrical characteristics and the internal MOSFET switch gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each cycle the gate is switched from high to low, then to high again, and the packet of charge, dQ moves from  $V_{\rm IN}$  to ground. The resulting dQ/dt is the current out of  $V_{\rm IN}$  that is typically larger than the internal DC bias current. In continuous mode,

$$I_{GATE} = f \times (Q_P + Q_N)$$

Where  $Q_P$  and  $Q_N$  are the gate charge of power PMOSFET and NMOSFET switches. Both the DC bias current and gate charge losses are proportional to

the  $V_{\text{IN}}$  and this effect will be more serious at higher input voltages.

**6.2** I<sup>2</sup>R losses are calculated from internal switch resistance,  $R_{SW}$  and external inductor resistance  $R_L$ . In continuous mode, the average output current flowing through the inductor is chopped between power PMOSFET switch and NMOSFET switch. Then, the series resistance looking into the SW pin is a function of both PMOSFET  $R_{DS(ON)P}$  and NMOSFET  $R_{DS(ON)N}$  resistance and the duty cycle (D):

$$R_{SW} = R_{DS(QN)P} \times D + R_{DS(QN)N} \times (1 - D)$$

Therefore, to obtain the  $I^2R$  losses, simply add  $R_{SW}$  to  $R_L$  and multiply the result by the square of the average output current.

Other losses including  $C_{\rm IN}$  and  $C_{\rm OUT}$  ESR dissipative losses and inductor core losses generally account for less than 2% of total additional loss.

#### 7. Thermal Characteristics

In most applications, the part does not dissipate much heat due to its high efficiency. However, in some conditions when the part is operating in high ambient temperature with high  $R_{\rm DS(ON)}$  resistance and high duty cycles, such as in LDO mode, the heat dissipated may exceed the maximum junction temperature. To avoid the part from exceeding maximum junction temperature, the user should do some thermal analysis. The maximum power dissipation depends on the layout of PCB, the thermal resistance of IC package, the rate of surrounding airflow and the temperature difference between junction and ambient.

#### 8. Input Over Voltage Protection

When the input voltage of AP3432 exceeds  $V_{\rm OVP}$ , the IC would enter the mode of Input Over Voltage Protection. It will be shutdown and there will be no output voltage. As the input voltage goes down below 5.5V, the IC would leave input OVP mode and the output voltage will be recovered.

#### 9. PC Board Layout Considerations

When laying out the printed circuit board, the following checklist should be used to optimize the



**AP3432** 

### **Application Information (Continued)**

performance of AP3432.

- 1. The power traces, including the GND trace, the SW trace and the VIN trace should be kept direct, short and wide.
- 2. Put the input capacitor as close as possible to the VIN\_SW, VIN\_A and GND pins.
- 3. The FB pin should be connected directly to the feedback resistor divider.
- 4. Keep the switching node SW away from the sensitive FB pin and the node should be kept small area.

The following is an example of 2-layer PCB layout as shown in Figure 32 and Figure 33 for reference.




Figure 31. The Evaluation Board Schematic




Figure 32. Top Layer for Demo Board





Figure 33. Bottom Layer for Demo Board



**AP3432** 

## **Typical Application**



Note 2: 
$$V_{OUT} = V_{FB} \times (1 + \frac{R_1}{R_2})$$

Figure 34. Typical Application Circuit of AP3432 (Note 2)

**Table 1. Component Guide** 


V <sub>OUT</sub> (V)	R1 (kΩ)	R2 (kΩ)	L (µH)
3.3	31.25	10	3.3
2.5	21.5	10	3.3
1.8	12.5	10	3.3
1.2	5	10	3.3
1.0	3	10	3.3





**AP3432** 


### **Mechanical Dimensions**

DFN-3×3-6 Unit: mm(inch)













#### **BCD Semiconductor Manufacturing Limited**

http://www.bcdsemi.com

#### IMPORTANT NOTICE

BCD Semiconductor Manufacturing Limited reserves the right to make changes without further notice to any products or specifications herein. BCD Semiconductor Manufacturing Limited does not assume any responsibility for use of any its products for any particular purpose, nor does BCD Semiconductor Manufacturing Limited assume any liability arising out of the application or use of any its products or circuits. BCD Semiconductor Manufacturing Limited does not convey any license under its patent rights or other rights nor the rights of others.

#### MAIN SITE

- Headquarter

BCD (Shanghai) Micro-electronics Limited

No. 1600, Zi Xing Road, Shanghai ZiZhu Science-based Industrial Park, 200241, P. R.C. Tel: +86-021-2416-2266, Fax: +86-021-2416-2277

#### REGIONAL SALES OFFICE

Shenzhen Office

Shanghai SIM-BCD Semiconductor Manufacturing Co., Ltd., Shenzhen Office Unit A Room 1203,Skyworth Bldg., Gaoxin Ave.1.S., Nanshan District Shenzhen 518057, China

Tel: +86-0755-8660-4900 Fax: +86-0755-8660-4958

Taiwan Office (Hsinchu) BCD Semiconductor (Taiwan) Company Limited 8F, No.176, Sec. 2, Gong-Dao 5th Road, East District HsinChu City 300, Taiwan, R.O.C Tel: +886-3-5160181, Fax: +886-3-5160181

- Wafer Fab

Shanghai SIM-BCD Semiconductor Manufacturing Co., Ltd.

800 Yishan Road, Shanghai 200233, China Tel: +021-6485-1491, Fax: +86-021-5450-0008

Taiwan Office (Taipei)

BCD Semiconductor (Taiwan) Company Limited 3F, No.17, Lane 171, Sec. 2, Jiu-Zong Rd., Nei-Hu Dist., Taipei(114), Taiwan, R.O.C Tel: +886-2-2656 2808

Fax: +886-2-2656-2806/26562950

BCD Semiconductor Corp. 48460 Kato Road, Fremont, CA 94538, USA Tel: +1-510-668-1950 Fax: +1-510-668-1990

BCD Semiconductor Limited Korea office. Room 101-1112, Digital-Empire II, 486 Sin-dong, Yeongtong-Gu, Suwon-city, Gyeonggi-do, Korea Tel: +82-31-695-8430