



Integrated Device Technology, Inc.

128K BYTE CMOS SECONDARY CACHE MODULE FOR THE INTEL™ i486™

IDT7MP6086

FEATURES:

- 128KB direct mapped secondary cache module
- Uses the IDT71589 32K x 9 CacheRAM™ with burst counter and self-timed write
- Matches all timing and signals of the i486™ processor
- 72 lead FR-4 SIMM (Single-in-Line Memory Module)
- Single 5V ($\pm 5\%$) power supply
- Multiple GND pins and decoupling capacitors for maximum noise immunity
- Inputs/outputs directly TTL-compatible

DESCRIPTION:


The IDT7MP6086 is a 128KB direct mapped secondary cache module, using four IDT71589 32K x 9 CacheRAMs in plastic surface mount packages mounted on a multilayer epoxy laminate (FR-4) substrate with gold-plated leads. Extremely high speeds are achieved using IDT's high performance, high reliability CMOS technology. This module is designed to facilitate the implementation of the highest performance secondary caches for the i486 architecture while using low-speed logic devices and consuming the minimum board space.

The IDT7MP6086 contains a full set of write data and address registers. These registers are combined with the internal write abort logic to allow the processor to generate a self-timed write based upon a decision which can be left until the end of the write cycle. An internal burst address counter accepts the first cycle address from the processor and then cycles through the adjacent four locations using the i486's burst refill sequence on appropriate rising edges of the system clock.

Three program identification pins are provided so that the system can uniquely identify the IDT7MP6086. Note that individual parity bits are grouped with their respective bytes, not all at the end.

The SIMM package configuration allows 72 leads to be placed on a package 4.25 inches long, 0.55 inches tall and 0.25 inches thick. All inputs and outputs of the IDT7MP6086 are TTL-compatible and operate from a single 5V power supply.

FUNCTIONAL BLOCK DIAGRAM



7

CacheRAM is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.
All others are trademarks of their respective companies.

COMMERCIAL TEMPERATURE RANGE

©1993 Integrated Device Technology, Inc.

AUGUST 1993

DSC-7089/3

PIN CONFIGURATION⁽¹⁾

GND	2	3	GND
I/O ₀	4	5	I/O ₁
I/O ₂	6	7	I/O ₃
I/O ₄	8	9	I/O ₅
I/O ₆	10	11	I/O ₇
I/O ₈	12	13	<u>WE0</u>
WE1	14	15	I/O ₉
I/O ₁₀	16	17	I/O ₁₁
GND	18	19	I/O ₁₂
I/O ₁₃	20	21	I/O ₁₄
I/O ₁₅	22	23	I/O ₁₆
I/O ₁₇	24	25	A ₀
A ₁	26	27	A ₂
A ₃	28	29	A ₄
A ₅	30	31	A ₆
A ₇	32	33	A ₈
ADS	34	35	CLK
Vcc	36		
	37		GND
CS	38	39	OE
A ₉	40	41	A ₁₀
A ₁₁	42	43	A ₁₂
A ₁₃	44	45	A ₁₄
I/O ₁₈	46	47	I/O ₁₉
I/O ₂₀	48	49	I/O ₂₁
I/O ₂₂	50	51	I/O ₂₃
I/O ₂₄	52	53	I/O ₂₅
I/O ₂₆	54	55	GND
WE2	56	57	<u>WE3</u>
I/O ₂₇	58	59	I/O ₂₈
I/O ₂₉	60	61	I/O ₃₀
I/O ₃₁	62	63	I/O ₃₂
I/O ₃₃	64	65	I/O ₃₄
I/O ₃₅	66	67	PD0
PD1	68	69	PD2
Vcc	70	71	GND
GND	72		

2835 drw 02

SIMM
TOP VIEW**NOTES:**

1. Please consult the factory regarding program identification pins.

PIN NAMES

A ₀ -A ₁₄	Address Inputs
I/O ₀ -I/O ₃₅	Data Input/Output
CS	Chip Select/Count Enable
WE0-3	Byte Write Enables
OE	Output Enable
ADS	Address Status
CLK	System Clock
PD0-2	Program Identification
GND	Ground
Vcc	Power

2835 tb/01

CAPACITANCE (TA = +25°C, F = 1.0 MHZ)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
C _{IN}	Input Capacitance (Data)	V _{IN} = 0V	13	pF
C _{IN}	Input Capacitance (Address & Control)	V _{IN} = 0V	42	pF
C _{IO}	Output Capacitance	V _{OUT} = 0V	13	pF

NOTE:

2835 tbl 02

1. This parameter is guaranteed by design but not tested.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Value	Unit
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-10 to +85	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

NOTE:

2835 tbl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Commercial	0°C to +70°C	0V	5.0V ± 5%

2835 tb/04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.75	5.0	5.25	V
GND	Supply Voltage	0	0	0.0	V
V _{IH}	Input High Voltage	2.2	—	6.0	V
V _{IL}	Input Low Voltage	-0.5 ⁽¹⁾	—	0.8	V

NOTE:

2835 tb/05

1. V_{IL} = -3.0V for pulse width less than 5ns.

TRUTH TABLE

CLK	Previous ADS	ADS	Address	WE	CS	OE	I/O	Function
↑	H	L	Valid Input	X	X	—	—	Preset Address Counter
↑	X	H	—	—	—	—	—	Ignore External Address Pins
↑	L	X	—	—	—	—	—	Ignore External Address Pins
↑	X	H	—	—	L	—	—	Sequence Address Counter
↑	L	X	—	—	L	—	—	Sequence Address Counter
↑	X	H	—	—	H	—	—	Suspend Address Sequencing
↑	L	X	—	—	H	—	—	Suspend Address Sequencing
—	—	—	—	—	H	High-Z	Outputs Disabled	
—	—	—	—	H	—	L	DATAOUT	Read
↑	X	H	—	L	L	H	DATAIN	Write
↑	L	X	—	L	L	H	DATAIN	Write
—	—	—	—	L	L	L	—	Not Allowed

NOTE:

H = HIGH
L = LOW
X = Don't Care
— = Unrelated
Hi-Z = High Impedance

2835 tbl 06

DC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 5%, TA = 0°C TO + 70°C)

Symbol	Parameter	Test Condition	Min.	Max.	Unit
IIL	Input Leakage Current (Address & Control)	Vcc = 5.5V, Vin = 0V to Vcc	—	40	µA
IUL	Input Leakage Current (Data)	Vcc = 5.5V, Vin = 0V to Vcc	—	10	µA
ILO	Output Leakage Current	CS = VIH, Vout = 0V to Vcc, Vcc = Max.	—	10	µA
VOL	Output Low Voltage	IOl = 8mA, Vcc = Min.	—	0.4	V
VOH	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4	—	V

DC ELECTRICAL CHARACTERISTICS (Vcc = 5.0V ± 5%, TA = 0°C to +70°C)

Symbol	Parameter	Test Condition	40MHz	33MHz	Unit
Icc1	Operating Power Supply Current	CS = VI _L Outputs Open Vcc = Max., f = 0 ⁽¹⁾	520	520	mA
Icc2	Dynamic Operating Current	CS = VI _L Outputs Open Vcc = Max., f = fMAX ⁽¹⁾	960	880	mA

NOTE:

1. At f = fMAX, address and data inputs are cycling at the maximum frequency of read cycles of 1/t_{RC}. f = 0 means no input lines change.

2835tbl 08

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2835 tbl 09





Figure 1. Output Load

*including scope and jig

Figure 1. Output Load (for tCHz, tCLz, tolZ and tCLz)

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V \pm 5\%$, $TA = 0^\circ$ to $+70^\circ C$)


Symbol	Parameter	7MP6086SxxM				Unit	
		40 MHz		33 MHz			
		Min.	Max.	Min.	Max.		
tCYC	Clock Cycle Time	25	—	30	—	ns	
tCH	Clock Pulse HIGH	10	—	11	—	ns	
tCL	Clock Pulse LOW	10	—	11	—	ns	
ts1	Set-up Time (\overline{ADS} , \overline{WE} , \overline{CS})	4	—	4	—	ns	
ts2	Set-up Time (Address, Input Data)	5	—	5	—	ns	
th1	Hold Time ($\overline{CS} \downarrow$, Input Data)	1	—	1	—	ns	
th2	Hold Time ($\overline{CS} \uparrow$, \overline{WE} , Address)	2	—	2	—	ns	
tADSH	Hold Time (\overline{ADS})	3	—	3	—	ns	
tCD	Clock to Data Valid	—	19	—	24	ns	
tDC	Data Valid After Clock	4	—	4	—	ns	
toE	Output Enable to Output Valid	—	8	—	9	ns	
tolZ	Output Enable to Output in Low-Z ^(1,2)	2	—	2	—	ns	
toHZ	Output Disable to Output in High-Z ^(1,2)	—	8	—	9	ns	

NOTES:

- Transition is measured $\pm 200mV$ from low or high-impedance voltage with load (Figure 2).
- This parameter is guaranteed, but not tested.

2835 tbl 10


TIMING WAVEFORM OF BURST READ CYCLE



NOTES:

- If ADS goes LOW during a burst cycle, a new address will be loaded and another burst cycle will be started.
- If CS is taken inactive during a burst read cycle, the burst counter will discontinue counting until CS input again goes active. The timing of the CS input for this control of the burst counter must satisfy setup and hold parameters ts and tH.
- A-Data from input address, B-Data from input address except A₀ is now \bar{A}_0 . C-Data from input address except A₁ is now \bar{A}_1 . D-Data from input address except A₀ and A₁ are now \bar{A}_0 and \bar{A}_1 .


TIMING WAVEFORM OF WRITE CYCLE



NOTES:

- OE Must be taken inactive at least as long as tOHZ + ts before the second rising clock edge of write cycle.
- CS timing is the same as any synchronous signal when used to block writes or to stop the burst count sequence.


TIMING WAVEFORM OF BURST WRITE CYCLE



2835 drw 07

NOTES:

1. OE Must be taken inactive at least as long as toHZ + ts before the second rising clock edge of write cycle.
2. A-Data to be written to original input address.
B-Data to be written to original input address except A0 is now \bar{A}_0 .
C-Data to be written to original input address except A1 is now \bar{A}_1 .
D-Data to be written to original input address except A0 and A1 are now \bar{A}_0 and \bar{A}_1 .
3. If ADS goes low during a burst cycle, a new address will be loaded, and another burst cycle will be started.
4. If CS is taken inactive during a burst write cycle the burst counter will discontinue counting until the CS input again goes active. The timing of the CS input for this control of the burst counter must satisfy setup and hold parameters ts and th. CS latching is the same as any synchronous signal when used to block writes or to stop the burst count sequence.

PACKAGE DIMENSIONS**ORDERING INFORMATION**

IDT	XXXXX	A	999	A	A	Process/ Temperature Range	
	Device Type	Power	Speed	Package		Blank	Commercial (0°C to +70°C)
					M		FR-4 SIMM (Single In-Line Memory Module)
					33 40		Speed in Megahertz
				S			Standard Power
				7MP6086			128KB i486 Cache Module

7

2835 drw 10