


Or, Call Customer Service at 1-800-548-6132 (USA Only)



DAC601

PRELIMINARY INFORMATION
SUBJECT TO CHANGE
WITHOUT NOTICE

12-Bit 250MHz Latched ECL DIGITAL-TO-ANALOG CONVERTER

DAC601

3

DIGITAL-TO-ANALOG CONVERTERS

FEATURES

- LOW HARMONICS: 72dB AT 10MHz
- LOW SETUP AND HOLD TIMES
- LOW POWER: 480mW
- LOW REFERENCE DRIFT: $\pm 20\text{ppm}/^{\circ}\text{C}$
- LOW GLITCH
- STREAMLINED PINOUT:
28-Pin 0.3" DIP or SOIC Package

APPLICATIONS

- TELECOMMUNICATIONS:
Local Oscillator Generation
Modulated Baseband Generation
- FUNCTION GENERATORS
- ARBITRARY WAVEFORM GENERATORS
- TEST EQUIPMENT


DESCRIPTION

The DAC601 is a high speed, high performance digital-to-analog converter capable of 256MHz data rates. It is complete with a low-drift reference and internal latches.

The user-friendly dual master/slave latches require minimal setup and hold times, thus reducing the speed and cost requirements of the driving

memory. These optimized latches are also designed to suppress digital feedthrough. Segmented DAC current sources further minimize the output glitch.

The DAC601 has been optimized for excellent spurious-free dynamic performance while dissipating only 480mW. This high performance device is available in streamlined (0.3" wide) 28-pin DIP and SOIC packages. A mil temp range DIP is also available.



International Airport Industrial Park • Mailing Address: PO Box 11400 • Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd. • Tucson, AZ 85706
Tel: (602) 746-1111 • Twx: 910-952-1111 • Cable: BBRCORF • Telex: 066-6491 • FAX: (602) 889-1510 • Immediate Product Info: (800) 548-6132



For Immediate Assistance, Contact Your Local Salesperson

SPECIFICATIONS

T_A = +25°C, -V_S = 5.2V, using internal reference unless otherwise noted.

PARAMETER	CONDITIONS	TEMP	DAC601P, U, HSQ			DAC601PB, UB			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
TEMPERATURE RANGE Specification: P, PB, U, UB Grades HSQ Grade Thermal Resistance: H Package P Package U Package	Tambient Junction-to-Ambient		-40 -55		+85 +125	*	*	*	°C °C C/W C/W C/W
DIGITAL INPUTS Logic Inputs Resolution ECL Logic Input Levels: V _{IL} I _{IL} V _{IH} I _{IH}	Logic "0" Logic "1"	Full Full Full	ECL Compatible			*	*	*	Bits V μA V μA
DIGITAL TIMING Input Data Rate Clock Pulse Width High or Low Set-up Time Hold Time (Referred to Clock) Propagation Delay		Full Full Full Full Full	DC		256	*	*	*	MHz ns ps ps ns
ANALOG OUTPUT Analog Output Format Full Scale Output Current, Both Outputs Low Output Current, Both Outputs Output Resistance ⁽¹⁾ Output Capacitance	All Bits High, R _L = 0Ω All Bits Low, R _L = 0Ω No External Termination	Full Full Full	Complementary, Unipolar			*	*	*	mA mA Ω pF
REFERENCE CHARACTERISTICS REFIN Input Range Input Resistance Full Power Bandwidth REFOUT Accuracy Drift	Reference Input Internal Reference	Full Full Full Full	0	-2.5	-2.7	*	*	*	V V kΩ kHz V ppm/°C
TRANSFER CHARACTERISTICS Monotonicity Differential Linearity Error Integral Linearity Error Gain Error Output Offset Power Supply Rejection	Worst Case Code Δ -V _S ± 10%	Full +25°C Full +25°C Full Full Full Full	Guaranteed			Guaranteed			LSB LSB LSB LSB %FSR %FSR %FSR/%
TIME DOMAIN PERFORMANCE: Rise Time Fall Time Settling Time ±0.1% ±.024% Glitch Energy	Major Carry, 1LSB Change	+25°C +25°C Full Full Full		770 510		*	*	*	ps ps ns ns pV _S
DYNAMIC PERFORMANCE Spurious Free Dynamic Range (SFDR) f ₀ = 1MHz f ₀ = 5MHz f ₀ = 10MHz f ₀ = 5MHz f ₀ = 10MHz f ₀ = 20MHz f ₀ = 50MHz f ₀ = 80MHz Differential Gain Error Differential Phase Error Output Noise	f _{CLOCK} = 50MHz f _{CLOCK} = 50MHz f _{CLOCK} = 50MHz f _{CLOCK} = 100MHz f _{CLOCK} = 100MHz f _{CLOCK} = 100MHz f _{CLOCK} = 256MHz f _{CLOCK} = 256MHz NTSC NTSC Bits 1-12 High	+25°C +25°C +25°C +25°C +25°C +25°C +25°C +25°C +25°C +25°C +25°C		76 74 72 73 72 62 78 72		*	*	*	dBFS dBFS dBFS dBFS dBFS dBFS dBFS dBFS % % nV/Hz
POWER SUPPLY REQUIREMENTS Supply Voltage: -V _S Supply Current: -I _S Power Consumption	Operating Operating	Full Full Full	-5.46	-5.2	-4.94	*	*	*	V mA W

NOTE: (1) The DAC601 output may be externally terminated with a 53.6Ω resistor to ground for an equivalent 50Ω nominal output impedance and 0V to -1V output swing.

Or, Call Customer Service at 1-800-548-6132 (USA Only)

ORDERING INFORMATION

Basic Model Number	DAC601	()	()	()
Package Code				
P				
U				
H				
Performance Grade Code				
No letter or "B" = -40°C to +85°C				
S = -55°C TO +125°C				
Reliability Screening				
Q-Screened (HS Model Only)				

ABSOLUTE MAXIMUM RATINGS

-V _S	0.3V to -7V
Logic Inputs	0V to -1.5V
Junction Temperature	+165°C
Storage Temperature	-65°C to +165°C
Lead Temperature (soldering, 10s)	+300°C
(soldering, SOIC, 3s)	+260°C

Stresses above these ratings may permanently damage the device.

PACKAGE INFORMATION⁽¹⁾

MODEL	PACKAGE	PACKAGE DRAWING NUMBER
DAC601H, HSO	28-Pin, 0.3" Wide Hermetic Sidebraze	247
DAC601P, PB	28-Pin, 0.3" Wide Plastic DIP	246
DAC601U, UB	28-Pin, 0.3" Wide SOIC	217


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

PIN DEFINITIONS

PIN NO	DESIGNATION	DESCRIPTION
1	B ₁	Bit 1, Most Significant Bit
2	B ₂	
3	B ₃	
4	B ₄	
5	B ₅	
6	B ₆	
7	B ₇	
8	B ₈	
9	B ₉	
10	B ₁₀	
11	B ₁₁	
12	B ₁₂	Bit 12, Least Significant Bit
13	Clock	Data Clocking Input
14	NCLOCK	Complement of Clock Input
15	GND	Ground
16	-V _S	Voltage Supply Input (-5.2V)
17	DIVGND	Divider Ground
18	BYP	Bypass DAC
19	LM	Latch Mode ⁽¹⁾
20	NIC	No Internal Connection
21	-V _S	Voltage Supply Input (-5.2V)
22	NOUT	Complementary Output
23	OUT	Output
24	REFIN	Reference Input
25	REFOUT	Reference Output
26	GND	Ground
27	-V _S	Negative Supply Input (-5.2V)
28	GND	Ground

NOTE: (1) If LM is left floating, the input latches will be in the latch mode. If LM is grounded, the input latches will be in the transparent mode.

TIMING DIAGRAM



NOTE: Timing is specified in the mode with the LATCH mode floating.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

