## Data Sheet

Rev. 1.11 / June 2011

## ZSSC3008

Sensor Signal Conditioner with Diagnostics


## Brief Description

The ZSSC3008 is a sensor signal conditioner IC that is adjustable to nearly all piezo-resistive bridge sensors. Measured and corrected bridge values are provided at the SIG ${ }^{\text {TM }}$ pin, which can be configured as an analog voltage output or as a one-wire serial digital output.

The digital one-wire interface (OWI) can be used for a simple PC-controlled calibration procedure to program a set of calibration coefficients into an on-chip EEPROM. The calibrated ZSSC3008 and a specific sensor are mated digitally: fast, precise, and without the cost overhead associated with trimming by external devices or laser. Integrated diagnostics functions make the ZSSC3008 particularly well-suited for automotive applications.*

## Features

- Digital compensation of sensor offset, sensitivity, and non-linearity
- Programmable analog gain and digital gain; accommodates bridges with spans $<1 \mathrm{mV} / \mathrm{V}$ and high offset
- Many diagnostic features on chip (e.g., EEPROM signature, bridge connection checks, bridge short detection, power loss detection)
- Independently programmable high and low clipping levels
- 24-bit customer ID field for module traceability
- Output options: rail-to-rail ratiometric analog voltage (12-bit resolution), absolute analog voltage, digital one-wire interface
- Fast power-up to data out response; output available 5 ms after power-up
- Current consumption depends on programmed sample rate: 1 mA down to $250 \mu \mathrm{~A}$ (typical)
- Fast response time: 1 ms (typical)
- High voltage protection up to 30 V with external JFET


## Benefits

- PC-controlled configuration and calibration via one-wire interface - simple, low cost
- High accuracy ( $\pm 0.1 \%$ FSO @ -25 to $85^{\circ} \mathrm{C}$; $\pm 0.25 \%$ FSO @ -40 to $125^{\circ} \mathrm{C}$ )
- Single-pass calibration - quick and precise


## Available Support

- Development Kit available
- Multi-Unit Calibrator Kit available
- Support for industrial mass calibration available
- Quick circuit customization possible for large production volumes


## Physical Characteristics

- Wide operation temperature: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Supply voltage 2.7 to 5.5 V ; with external JFET, 5.5 to 30 V
- Small SOP8 package


## ZSSC3008 Application Circuit



[^0]
## ZSSC3008 Block Diagram

Highly Versatile Applications in Many Markets Including

* Industrial
* Building Automation
* Office Automation
* White Goods
* Automotive *
* Portable Devices
* Your Innovative Designs
* Not AEC-Q100-qualified.


Rail-to-Rail Ratiometric Voltage Output Applications


Absolute Analog Voltage Output Applications


Product Ordering Codes (Please contact ZMDI Sales for additional options.)

| Sales Code | Description | Package |
| :--- | :--- | :--- |
| ZSSC3008AA2R | ZSSC3008 SOP8 (150 mil) - Temperature range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Tape and Reel |
| ZSSC3008AA2T | ZSSC3008 SOP8 (150 mil) - Temperature range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Tube |
| ZSSC3008KIT | ZSSC3008 SSC Evaluation Kit: Communication Board, SSC Board, Sensor Replacement Board, <br> Evaluation Software, USB Cable, 5 IC Samples | Kit |


| Sales and Further Informatio |  |  |  | www.zmdi.com |  | SSC@zmdi.com |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Zentrum Mikroelektronik Dresden AG (ZMD AG) Grenzstrasse 28 01109 Dresden Germany |  | ZMD America, Inc. 8413 Excelsior Drive Suite 200 Madison, WI 53717 USA |  | Zentrum Mikroelektronik Dresden AG, Japan Office 2nd Floor, Shinbashi Tokyu Bldg. 4-21-3, Shinbashi, Minato-ku Tokyo, 105-0004 Japan |  | ZMD Far East, Ltd. 3F, No. 51, Sec. 2, Keelung Road 11052 Taipei Taiwan |  |
| Phone Fax | +49 (0)351.8822.7.772 <br> +49(0)351.8822.87.772 | Phone Fax | $\begin{aligned} & +1 \text { + (608) 829-1987 } \\ & +1 \text { (631) 549-2882 } \end{aligned}$ | Phone Fax | $\begin{aligned} & +81.3 .6895 .7410 \\ & +81.3 .6895 .7301 \end{aligned}$ | Phon | $\begin{aligned} & +886.2 .2377 .8189 \\ & +886.2 .2377 .8199 \end{aligned}$ |
|  |  |  |  |  |  |  |  |

© 2011 Zentrum Mikroelektronik Dresden AG - Rev.1.11
All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

## ZSSC3008

Sensor Signal Conditioner with Diagnostics

## Contents

1 Electrical Characteristics ..... 8
1.1. Absolute Maximum Ratings ..... 8
1.2. Recommended Operating Conditions ..... 8
1.3. Electrical Parameters ..... 9
1.4. Analog Input versus Output Resolution ..... 11
2 Circuit Description ..... 14
2.1. Signal Flow and Block Diagram ..... 14
2.2. Analog Front End ..... 15
2.2.1. Bridge Supply ..... 15
2.2.2. PREAMP Block ..... 15
2.2.3. Analog-to-Digital Converter (ADC) ..... 15
2.3. Digital Signal Processor ..... 16
2.3.1. EEPROM ..... 16
2.3.2. One-Wire Interface - ZACwire ${ }^{\text {TM }}$ ..... 17
2.4. Output Stage ..... 17
2.4.1. Digital to Analog Converter (Output DAC) with Programmable Clipping Limits ..... 17
2.4.2. Output Buffer ..... 18
2.4.3. Voltage Reference Block ..... 18
2.5. Clock Generator / Power-On Reset (CLKPOR) ..... 19
2.5.1. Trimming the Oscillator ..... 20
2.6. Diagnostic Features ..... 20
2.6.1. EEPROM Integrity ..... 21
2.6.2. Sensor Connection Check ..... 21
2.6.3. Sensor Short Check ..... 21
2.6.4. Power Loss Detection ..... 22
3 Functional Description ..... 22
3.1. General Working Mode ..... 22
3.2. ZACwire ${ }^{\text {TM }}$ Communication Interface ..... 24
3.2.1. Properties and Parameters ..... 24
3.2.2. Bit Encoding ..... 24
ZSSC3008
3.2.3. Write Operation from Master to ZSSC3008 ..... 25
3.2.4. ZSSC3008 Read Operations ..... 25
3.2.5. High Level Protocol ..... 28
3.3. Command/Data Bytes Encoding ..... 29
3.4. Calibration Sequence ..... 30
3.5. EEPROM Bits ..... 32
3.6. Calibration Math ..... 35
3.6.1. Correction Coefficients ..... 35
3.6.2. Interpretation of Binary Numbers for Correction Coefficients ..... 35
3.7. Reading EEPROM Contents ..... 37
4 Application Circuit Examples ..... 38
4.1. Three-Wire Rail-to-Rail Ratiometric Output ..... 38
4.2. Absolute Analog Voltage Output ..... 39
4.3. Three-Wire Ratiometric Output with Over-Voltage Protection ..... 40
4.4. Digital Output ..... 40
4.5. Output Resistor/Capacitor Limits ..... 40
5 EEPROM Restoration ..... 41
5.1. Default EEPROM Contents ..... 41
5.1.1. Osc_Trim ..... 41
5.1.2. 1V_Trim/JFET_Trim ..... 41
5.2. EEPROM Restoration Procedure ..... 41
6 Pin Configuration and Package ..... 43
7 ESD/Latch-Up-Protection ..... 44
8 Test ..... 44
9 Quality and Reliability ..... 44
10 Customization ..... 44
11 Product Ordering Codes ..... 44
12 Related Documents ..... 45
13 Definitions of Acronyms ..... 45
14 Document Revision History ..... 46
Data Sheet

ZSSC3008
Sensor Signal Conditioner with Diagnostics
< п ロi
The Analog Mixed Signal Company
-opose

## List of Figures

Figure 2.1 ZSSC3008 Block Diagram ..... 14
Figure 2.2 DAC Output Timing for Highest Update Rate ..... 17
Figure 3.1 General Working Mode ..... 23
Figure 3.2 Manchester Duty Cycle ..... 24
Figure 3.3 19-Bit Write Frame ..... 25
Figure 3.4 Read Acknowledge ..... 25
Figure 3.5 Digital Output (NOM) Bridge Readings ..... 26
Figure 3.6 Read EEPROM Contents ..... 26
Figure 3.7 Transmission of a Number of Data Packets ..... 27
Figure 3.8 ZACwire ${ }^{\text {TM }}$ Output Timing for Lower Update Rates. ..... 28
Figure 4.1 Rail-to-Rail Ratiometric Voltage Output. ..... 38
Figure 4.2 Absolute Analog Voltage Output with External JFET Regulation ..... 39
Figure 4.3 Ratiometric Output ..... 40
Figure 5.1 EEPROM Validation and Restoration Procedure ..... 42
Figure 6.1 ZSSC3008 Pin-Out Diagram ..... 43
List of Tables
Table 1.1 Absolute Maximum Ratings ..... 8
Table 1.2 Recommended Operating Conditions ..... 8
Table 1.3 Supply/Regulation Characteristics ..... 9
Table 1.4 Parameters for Analog Front-End (AFE) ..... 9
Table 1.5 Parameters for EEPROM ..... 9
Table 1.6 Parameters for A/D Converter ..... 9
Table 1.7 Parameters for Analog Output (DAC and Buffer) ..... 10
Table 1.8 Diagnostics ..... 10
Table 1.9 Parameters for ZACwire ${ }^{\text {TM }}$ Serial Interface ..... 10
Table 1.10 Parameters for System Response ..... 11
Table 1.11 ADC Resolution Characteristics for an Analog Gain of 6 ..... 12
Table 1.12 ADC Resolution Characteristics for an Analog Gain of 24 ..... 12
Table 1.13 ADC Resolution Characteristics for an Analog Gain of 48 ..... 13
Table 1.14 ADC Resolution Characteristics for an Analog Gain of 96 ..... 13
Table 2.1 1V Reference Trim (1V vs. Trim for Nominal Process Run) ..... 19
Table 2.2 Oscillator Trimming ..... 20
Table 2.3 Summary of Diagnostic Features ..... 21
Table 3.1 Pin Configuration and Latch-Up Conditions ..... 24
Table 3.2 Special Measurement/Idle Time between Packets versus Update Rate ..... 27
Table 3.3 Total Transmission Time for Different Update Rate Settings ..... 27
Table 3.4 Command/Data Bytes Encoding ..... 29
Table 3.5 ZSSC3008 EEPROM Bits ..... 32

Sensor Signal Conditioner with Diagnostics
Table 3.6 Correction Coefficients ..... 35
Table 3.7 Gain_B [13:0] Weightings ..... 36
Table 3.8 Offset_B Weightings ..... 36
Table 3.9 EEPROM Read Order ..... 37
Table 6.1 Storage and Soldering Conditions ..... 43
Table 6.2 ZSSC3008 Pin Configuration. ..... 43

## 1 Electrical Characteristics

### 1.1. Absolute Maximum Ratings

Table 1.1 Absolute Maximum Ratings

| Parameter | Symbol | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Analog Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | -0.3 | 6.0 | V |
| Voltages at Analog I/O - In Pin | $\mathrm{V}_{\text {INA }}$ | -0.3 | $\mathrm{VDD}+0.3$ | V |
| Voltages at Analog I/O - Out Pin | $\mathrm{V}_{\text {OUTA }}$ | -0.3 | $\mathrm{VDD}+0.3$ | V |
| Storage Temperature Range ( $\geq 10$ hours) | $\mathrm{T}_{\text {STOR }}$ | -50 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range (<10 hours) | $\mathrm{T}_{\text {STOR }<10 \mathrm{~h}}$ | -50 | 170 | ${ }^{\circ} \mathrm{C}$ |

Note: Also see Table 6.1 regarding soldering temperature and storage conditions for the SOP-8 package.

### 1.2. Recommended Operating Conditions

Table 1.2 Recommended Operating Conditions

| Parameter | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Analog Supply Voltage to Ground | $V_{\text {DD }}$ | 2.7 | 5.0 | 5.5 | V |
| Analog Supply Voltage (with external JFET Regulator) | $\mathrm{V}_{\text {SUPP }}$ | 5.5 | 7 | 30 | V |
| Common Mode Voltage | $V_{\text {CM }}$ | 1 |  | V ${ }_{\text {DDA }}$ - 1.3 | V |
| Ambient Temperature Range ${ }^{1,2}$ | $\mathrm{T}_{\text {AMB }}$ | -40 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| External Capacitance between $\mathrm{V}_{\mathrm{DD}}$ and Ground | $\mathrm{C}_{\text {VId }}$ | 100 | 220 | 470 | nF |
| Output Load Resistance to $\mathrm{V}_{S S}$ or $\mathrm{V}_{\text {DD }}{ }^{3}$ | $\mathrm{R}_{\text {L,OUT }}$ | 5 |  |  | $\mathrm{k} \Omega$ |
| Output Load Capacitance ${ }^{4}$ | $\mathrm{C}_{\text {L,OUT }}$ |  | 10 | 15 | nF |
| Bridge Resistance ${ }^{5}$ | $\mathrm{R}_{\mathrm{BR}}$ | 1 |  | 100 | $\mathrm{k} \Omega$ |
| Power-On Rise Time | $\mathrm{t}_{\text {PON }}$ |  |  | 100 | ms |
| ${ }^{1)}$ Note that the maximum EEPROM programming temperature is $85^{\circ} \mathrm{C}$. <br> ${ }^{2)}$ If buying die, designers should use caution not to exceed maximum junction temperature by proper package selection. <br> ${ }^{3)}$ Only needed for Analog Output Mode; not needed for Digital Output Mode. When a pull-down resistor is used as load resistor, the power loss detection diagnostic for loss of VSS cannot be assured at $R L=5 k ; R L=10 k$ is recommended for this configuration. <br> ${ }^{4)}$ Using the output for digital calibration, $\mathrm{C}_{\mathrm{L}, \mathrm{OUT}}$ is limited by the maximum rise time $\mathrm{T}_{\text {ZACrise. }}$. See section 1.3. <br> ${ }^{5}$ ) Note: Minimum bridge resistance is only a factor if using the Bsink feature. The $\mathrm{R}_{\mathrm{DS}}(\mathrm{ON})$ of the Bsink transistor is 8 to $10 \Omega$ when operating at $\mathrm{VDD}=5 \mathrm{~V}$. This does give rise to a ratiometricity inaccuracy that becomes greater with low bridge resistances. |  |  |  |  |  |

### 1.3. Electrical Parameters

Note: In this section, an asterisk (*) marks parameters for which there is no verification in mass production; the parameter is guaranteed by design and/or quality observation.

Table 1.3 Supply/Regulation Characteristics

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | 2.7 | 5.0 | 5.5 | V |  |
| Supply Current (varies with <br> update rate and output mode) | $\mathrm{I}_{\mathrm{DD}}$ |  | 0.25 |  | mA | At minimum update rate |
|  |  | 1.0 | 1.4 | mA | At maximum update rate |  |
| Power Supply Rejection Ratio * | PSRR | 60 |  |  | dB |  |
| Power-On Reset Level | POR | 1.4 |  | 2.6 | V |  |

Table 1.4 Parameters for Analog Front-End (AFE)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| Leakage Current Pin VBP,VBN | $\mathrm{I}_{\text {IN_LEAK }}$ |  |  | $\pm 10$ | nA | Sensor connection and short <br> check must be disabled. |

Table 1.5 Parameters for EEPROM

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| Number Write Cycles | nWRI_EEP |  |  | 100 k | Cycles | At $85^{\circ} \mathrm{C}$ |
| Data Retention | twRI_EEP |  |  | 10 | Years | At $100^{\circ} \mathrm{C}$ |

Table 1.6 Parameters for A/D Converter

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Conditions |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- |
| ADC Resolution | $\mathrm{r}_{\mathrm{ADC}}$ |  |  | 14 | Bit |  |
| Integral Nonlinearity (INL) ${ }^{1}$ | INL $_{\text {ADC }}$ | -4 |  | +4 | LSB | Based on ideal slope |
| Differential Nonlinearity (DNL) ${ }^{*}$ | DNL $_{\text {ADC }}$ | -1 |  | +1 | LSB |  |
| 1) |  |  |  |  |  |  |
| Note: This is $\pm 4$ LSBs for the $14-$ bit A-to-D conversion. This results in absolute accuracy to 12 -bits on the A-to-D result. Non-linearity is <br> typically better at temperatures less than $125^{\circ} \mathrm{C}$. |  |  |  |  |  |  |

Table 1.7 Parameters for Analog Output (DAC and Buffer)

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Max. Output Current | lout | 2.2 |  |  | mA | Max. current maintaining accuracy |
| Resolution | Res |  |  | 12 | Bit | Referenced to V ${ }_{\text {DD }}$ |
| Absolute Error | $\mathrm{E}_{\text {ABS }}$ |  |  | $\pm 0.25$ | \% V VD | DAC input to output ratiometric mode |
|  |  |  |  | $\pm 5$ | mV | DAC input to output 0-1V mode |
| Differential Nonlinearity * | DNL | -0.9 |  | +3.0 | $\mathrm{LSB}_{12 \mathrm{Bit}}$ | No missing codes |
| Upper Output Voltage Limit | $V_{\text {OUT }}$ | 95\% |  |  | $V_{D D}$ | $\mathrm{R}_{\mathrm{L}}=5 \mathrm{k} \Omega$ |
| Lower Output Voltage Limit | $V_{\text {OUT }}$ |  |  | 16.5 mV | mV | With $5 \mathrm{k} \Omega$ pull down, 0-1V output |
| Output Short Circuit Protection Limit | Isc | 3 |  | 40 | mA | Depends on operating conditions. Short circuit protection must be enabled via Diag_cfg (EEPROM word [102:100]). See section 2.4.2. |
| Analog Output Noise Peak-to-Peak | $\mathrm{V}_{\text {NOISE,PP }}$ |  |  | $\begin{gathered} 5 \\ \pm 1 \mathrm{LSB} \end{gathered}$ | mV | Shorted input |

Table 1.8 Diagnostics

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Conditions |
| :--- | :---: | :---: | :---: | :---: | :---: | :--- |
| Upper diagnostic output level | $\mathrm{V}_{\mathrm{DIA}, \mathrm{H}}$ | $97.5 \%$ |  |  | $\mathrm{~V}_{\mathrm{DD}}$ | Ratiometric analog output mode |
| Lower diagnostic output level | $\mathrm{V}_{\mathrm{DIA}, \mathrm{L}}$ |  |  | $2.5 \%$ | $\mathrm{~V}_{\mathrm{DD}}$ | Ratiometric analog output mode |
| Min. load resistor for power loss | $\mathrm{R}_{\mathrm{L}, \mathrm{OUT} \text { _PS }}$ | 5 |  |  | $\mathrm{k} \Omega$ | Pull-up or pull-down ${ }^{1}$ in Analog Output <br> Mode |
| 1) When using a pull-down resistor as load resistor, the power loss detection diagnostic for loss of VSS cannot be assured at RL=5k; <br> RL=10k is recommended for this configuration. |  |  |  |  |  |  |

Table 1.9 Parameters for ZACwire ${ }^{\text {TM }}$ Serial Interface

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ZACwire ${ }^{\text {m }}$ Line Resistance ${ }^{*}$ | $\mathrm{R}_{\text {ZAC,load }}$ |  |  | 3.9 | $\mathrm{k} \Omega$ | The rise time must be $\mathrm{T}_{\mathrm{ZAC}, \text {,ise }}=$ $2 * \mathrm{R}_{\mathrm{ZAC}, \text { load }} * \mathrm{C}_{\mathrm{ZACload}} \leq 5 \mu$ s. If using a pull-up resistor instead of a line resistor, it must meet this specification. The absolute maximum for $\mathrm{C}_{\text {ZACload }}$ is 15nF. |
| ZACwire ${ }^{\text {m }}$ Load Capacitance | $\mathrm{C}_{\text {ZAC, load }}$ | 0 | 1 | 15 | nF |  |
| Voltage Level Low ${ }^{*}$ | $\mathrm{V}_{\text {ZAC,low }}$ |  | 0 | 0.2 | $V_{D D}$ |  |
| Voltage Level High * | $\mathrm{V}_{\text {ZAC,low }}$ | 0.8 | 1 |  | $V_{D D}$ |  |

Table 1.10 Parameters for System Response

| Parameter | Symbol | Min. | Typ. | Max. | Unit | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Start-Up-Time | $\mathrm{t}_{\text {StA }}$ |  |  | 5 | ms | Power-up to output <br> Update_rate $=1 \mathrm{kHz}$ (1 ms) |
| Response Time - Analog Output | $t_{\text {RESP-A }}$ |  | 1 | 2 | ms | Update_rate $=1 \mathrm{kHz}$ (1 ms) |
| Response and Transmission Time for Digital Output | $t_{\text {RES, DIG }}$ |  | 1.6 |  | ms | Varies with update rate. Value given at fastest rate. |
| Sampling Rate | $\mathrm{f}_{\mathrm{S}}$ |  | 1000 |  | Hz | Update_rate $=1 \mathrm{kHz}$ (1 ms) |
| Overall Linearity Error- Digital | ELIND |  | 0.025 | 0.04 | \% | Bridge input to output |
| Overall Linearity Error - Analog | Elina |  | 0.1 | 0.25 | \% | Bridge input to output |
| Overall Ratiometricity Error | RE ${ }_{\text {out }}$ |  |  | 0.035 | \% | $\pm 10 \%$ VDD, Not using Bsink feature |
| Overall Accuracy - Digital (only IC, without sensor bridge) | $\mathrm{AC}_{\text {outd }}$ |  |  | $\pm 0.1 \%$ | \%FSO | $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
|  |  |  |  | $\pm 0.25 \%$ |  | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| Overall Accuracy - Analog ${ }^{1 / 2)}$ (only IC, without sensor bridge) | $\mathrm{AC}_{\text {out }}$ |  |  | $\pm 0.35 \%$ | \%FSO | $-25^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
|  |  |  |  | $\pm 0.5 \%$ | \%FSO | $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |
| 1) Not included is the quantization noise of the DAC. The 12-bit DAC has a quantization noise of $\pm 1 / 2$ LSB $=0.61 \mathrm{mV}$ (@ 5V VDD) $=0.0125 \%$. <br> 2) Analog output range $2.5 \%$ to $95 \%$ |  |  |  |  |  |  |

### 1.4. Analog Input versus Output Resolution

The ZSSC3008 has a fully differential chopper-stabilized pre-amplifier with 4 programmable gain settings. The output of the pre-amplifier feeds into a 14-bit charge-balanced ADC. Span, offset, and non-linearity correction are performed in the digital domain. Then the resulting corrected bridge value can be output in analog form through a 12 -bit DAC or as a 16-bit serial digital packet. The resolution of the output depends on the input span (bridge sensitivity) and the analog gain setting programmed. Digital gains can vary from [0,32). Analog gains available are $6,24,48$, and 96.
Note: At higher analog gain settings, there will be higher output resolution, but the ability of the ZSSC3008 to handle large offsets decreases. This is expected because the offset is also amplified by the analog gain and can therefore saturate the ADC input.

## ZSSC3008

Sensor Signal Conditioner with Diagnostics

The following tables outline the guaranteed minimum resolution for a given bridge sensitivity range.

Table 1.11 ADC Resolution Characteristics for an Analog Gain of 6

| Input Span [mV/V] |  |  |  | Allowed Offset <br> (+/- \% of Span) |
| :---: | :---: | :---: | :---: | :---: |
| Min. | Typ. | Max. | Minimum Guaranteed <br> Resolution [Bits] |  |
| 57.8 | 80.0 | 105.8 | $38 \%$ | 12.4 |
| 50.6 | 70.0 | 92.6 | $53 \%$ | 12.2 |
| 43.4 | 60.0 | 79.4 | $73 \%$ | 12.0 |
| 36.1 | 50.0 | 66.1 | $101 \%$ | 11.7 |
| 28.9 | 40.0 | 52.9 | $142 \%$ | 11.4 |
| 21.7 | 30.0 | 39.7 | $212 \%$ | 11.4 |

Table 1.12 ADC Resolution Characteristics for an Analog Gain of 24

| Input Span [mV/V] |  |  |  | Allowed Offset <br> (+/- \% of Span) |
| :---: | :---: | :---: | :---: | :---: |
| Min. | Typ. | Max. | Minimum Guaranteed <br> Resolution [Bits] |  |
| 18.1 | 25.0 | 33.1 | $17 \%$ | 12.7 |
| 14.5 | 20.0 | 26.5 | $38 \%$ | 12.4 |
| 7.2 | 10.0 | 13.2 | $142 \%$ | 11.4 |
| 3.6 | 5.0 | 6.6 | $351 \%$ | 10.4 |
| 1.8 | 2.5 | 3.3 | $767 \%$ | 9.4 |
| 0.9 | 1.2 | 1.6 | $1670 \%$ | 8.4 |

## ZSSC3008

Sensor Signal Conditioner with Diagnostics

Table 1.13 ADC Resolution Characteristics for an Analog Gain of 48

| Input Span [mV/V] |  |  |  | Allowed Offset <br> (+/- \% of Span) |
| :---: | :---: | :---: | :---: | :---: |
| Min. | Typ. | Max. | Minimum Guaranteed <br> Resolution [Bits] |  |
| 10.8 | 15.0 | 19.8 | $3 \%$ | 13.0 |
| 7.2 | 10.0 | 13.2 | $38 \%$ | 12.4 |
| 4.3 | 6.0 | 7.9 | $107 \%$ | 11.7 |
| 2.9 | 4.0 | 5.3 | $194 \%$ | 11.1 |
| 1.8 | 2.5 | 3.3 | $351 \%$ | 10.4 |
| 1.0 | 1.4 | 1.85 | $678 \%$ | 9.6 |
| 0.72 | 1.0 | 1.32 | $976 \%$ | 9.1 |
| Important <br> the quantization noise |  |  |  |  |

Table 1.14 ADC Resolution Characteristics for an Analog Gain of 96

| Analog Gain 96 |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Input Span [mV/V] <br> Allowed Offset <br> (+1- \% of Span) |  |  | Minimum Guaranteed <br> Resolution [Bits] |  |
| Min. | Typ. | Max. | $21 \%$ | 12.7 |
| 4.3 | 6.0 | 7.9 | $64 \%$ | 12.1 |
| 2.9 | 4.0 | 5.3 | $142 \%$ | 11.4 |
| 1.8 | 2.5 | 3.3 | $306 \%$ | 10.6 |
| 1.0 | 1.4 | 1.85 | $455 \%$ | 10.1 |
| 0.72 | 1.0 | 1.32 |  |  |

## 2 Circuit Description

### 2.1. Signal Flow and Block Diagram

ZMDI's series of resistive bridge sensor interface ICs were specifically designed as cost-effective solutions for sensing in building automation, automotive*, industrial, office automation, and white goods applications. The ZSSC3008 employs a low-power 14-bit analog-to-digital converter (ADC, A2D, A-to-D) and an on-chip DSP core with EEPROM to precisely calibrate the bridge output signal.

Three selectable outputs, two analog and one digital, offer the ultimate in versatility across many applications. The ZSSC3008 rail-to-rail ratiometric analog $\mathrm{V}_{\text {out }}$ signal ( 0 V to $\sim 5 \mathrm{~V} \mathrm{~V}_{\text {out }} @ \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V}$ ) suits most building automation and automotive requirements (12-bit resolution). Typical office automation and white goods applications require the 0 to $\sim 1 \mathrm{~V} \mathrm{~V}_{\text {out }}$ signal, which in the ZSSC3008 is referenced to the internal bandgap. ZSSC3008 is capable of running in high-voltage ( $5.5-30 \mathrm{~V}$ ) systems when combined with an external JFET.

Direct interfacing to $\mu \mathrm{P}$ controllers is facilitated via ZMDI's single-wire serial ZACwire ${ }^{\mathrm{TM}}$ digital interface.
Figure 2.1 ZSSC3008 Block Diagram

*Not AEC-Q100-qualified.

### 2.2. Analog Front End

### 2.2.1. Bridge Supply

The voltage-driven bridge is usually connected to $V_{D D}$ and ground. As a power savings feature, the ZSSC3008 also includes a switched transistor to interrupt the bridge current via pin 1 (Bsink). The transistor switching is synchronized to the analog-to-digital conversion and released after finishing the conversion. To use this feature, connect the low supply of the bridge to Bsink instead of ground.

Depending on the programmable update rate, the average current consumption (including bridge current) can be reduced to approximately $20 \%, 5 \%$ or $1 \%$.

### 2.2.2. PREAMP Block

The differential signal from the bridge is amplified through a chopper-stabilized instrumentation amplifier with very high input impedance designed for low noise and low drift. This pre-amp provides gain for the differential signal and re-centers its DC to $\mathrm{V}_{D D} / 2$. The output of the Pre-Amp block is fed into the ADC. The calibration sequence performed by the digital core includes an auto-zero sequence to null any drift in the Pre-Amp over temperature.
The Pre-Amp can be set to a gain of $6,24,48$ or 96 through EEPROM.
The inputs to the Pre-Amp from (VBN/VBP pins) can be reversed via an EEPROM configuration bit.

### 2.2.3. Analog-to-Digital Converter (ADC)

A $14-$ bit $/ 1 \mathrm{~ms} 2^{\text {nd }}$ order charge-balancing ADC is used to convert signals coming from the pre-amp. The converter, designed in full differential switched-capacitor technique, is used for converting the various signals in the digital domain.

This principle offers the following advantages:

- High noise immunity because of the differential signal path and integrating behavior
- Independence from clock frequency drift and clock jitter
- Fast conversion time due to second order mode

Four selectable values for the zero point of the input voltage allow the conversion to adapt to the sensor's offset parameter. With the Reverse Input Polarity Mode and the negative digital gain options, this results in seven possible zero point adjustments (not eight because the $-1 / 2,1 / 2$ offset setting is the same regardless of gain polarity).
The conversion rate varies with the programmed update rate. The fastest conversation rate is 1 k samples $/ \mathrm{s}$ and the response time is then 1 ms . Based on a best fit, the Integral Nonlinearity ( INL ) is less than $4 \mathrm{LSB}_{14 \mathrm{Bit}}$ -

## Data Sheet

붕ํ옵

### 2.3. Digital Signal Processor

A digital signal processor (DSP) is used for processing the converted bridge data for output on the digital channel.
The digital core reads correction coefficients from EEPROM and can correct for the following:

- Bridge Offset
- Bridge Gain
- A single second order effect (SOT) (Second Order Term)

The EEPROM contains a single SOT term that can be applied to correct $2^{\text {nd }}$ order behavior of the bridge measurement. The correction formula for the bridge reading is represented as a two step process as follows:

$$
\begin{align*}
& \mathrm{ZB}=\text { Gain_B } *\left(\mathrm{BR} \_ \text {Raw }- \text { Offset_B }\right)  \tag{1}\\
& \mathrm{BR}=\mathrm{ZB}(1.25+\mathrm{SOT} * \mathrm{ZB}) \tag{2}
\end{align*}
$$

Where:
$\mathrm{BR}=$ Corrected bridge reading that is output as digital or analog on $\mathrm{SIG}^{\mathrm{TM}}$ pin
ZB $=$ Intermediate result in the calculations
BR_Raw = Raw bridge reading from ADC
Gain_B $=$ Bridge gain term
Offset_B = Bridge offset term
SOT $=$ Second order term
Note For solving equation (1) the following condition must be met:

$$
B R_{-} R a w \geq B R / G a i n \_B
$$

If this condition is not met, the analog Pre-Amp gain must be set to a smaller value because a negative Offset_B is not supported.

### 2.3.1. EEPROM

The EEPROM contains the calibration coefficients for gain and offset, etc., and the configuration bits, such as output mode, update rate, etc. The ZSSC3008 also offers 3 user-programmable storage bytes for module traceability. When programming the EEPROM, an internal charge pump voltage is used; therefore a high voltage supply is not needed. The EEPROM is implemented as a shift register. During an EEPROM read, the contents are shifted 8 bits before each transmission of one byte occurs. The charge pump is internally regulated to 12.5 V , and the programming time is 6 ms .
See section 2.6.1 regarding EEPROM signatures for verifying EEPROM integrity.
Note: EEPROM writing can only be performed at temperatures lower than $85^{\circ} \mathrm{C}$.

### 2.3.2. One-Wire Interface - ZACwire ${ }^{\text {TM }}$

The IC communicates via a one-wire serial interface. There are different commands available for the following:

- Reading the conversion result of the ADC (Get_BR_Raw)
- Calibration commands
- Reading from the EEPROM (dump of entire contents)
- Writing to the EEPROM (trim setting, configuration, and coefficients)


### 2.4. Output Stage

### 2.4.1. Digital to Analog Converter (Output DAC) with Programmable Clipping Limits

A 12-bit DAC based on sub-ranging resistor strings is used for the digital-to-analog output conversion in the analog ratiometric and absolute analog voltage modes. Options during calibration configure the system to operate in either of these modes. The design allows for excellent testability as well as low power consumption. The DAC allows programming a lower and upper clipping limit for the output signal (analog and digital). The internal 14-bit calculated bridge value is compared against the 14-bit value formed by \{11,Up_Clip_Lim[6:0],11111\} for the upper limit and $\{00$, Low_Clip_Lim[6:0],00000\} for the lower limit. If the calculated bridge value is higher than the upper limit or less than the lower limit, the analog output value is clipped to this value; otherwise it is output as is.
Example for the upper clipping level: If the Up_Clip_Lim[6:0] $=0000000$, then the 14 -bit value used for clipping threshold is 11000000011111 . This is $75.19 \%$ of full scale. Since there are 7 bits of upper clipping limit, there are 127 possible values between $75.19 \%$ and $100 \%$. Therefore the resolution of the clipping limits $0.195 \%$.
Example for the lower clipping level: If the Low_Clip_Lim[6:0] = 1111111, then the 14-bit value used for clipping threshold is 00111111100000 . This is $24 . \overline{8} \%$ of full scale. Since there are 7 bits of lower clipping limit, there are 127 possible values between 0 and $24.8 \%$. Therefore the resolution of the lower clipping limit is $0.195 \%$.
Figure 2.2 shows the data timing of the DAC output for the update rate setting 00 .
Figure 2.2 DAC Output Timing for Highest Update Rate

| Settling Time <br> $64 \mu \mathrm{~s}$ | A-D Conversion <br> $768 \mu \mathrm{~s}$ | Calculation <br> $160 \mu \mathrm{~s}$ | Settling Time <br> $64 \mu \mathrm{~s}$ | A-D Conversion <br> $768 \mu \mathrm{~s}$ | Calculation <br> $160 \mu \mathrm{~s}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| DAC output <br> occurs here | DAC output <br> next update |  |  |  |  |  |

### 2.4.2. Output Buffer

A rail-to-rail op amp configured as a unity gain buffer can drive resistive loads (whether pull-up or pull-down) as low as $5 \mathrm{k} \Omega$ and capacitances up to 15 nF (for pure analog output). In addition, to limit the error due to amplifier offset voltage, an error compensation circuit is included that tracks and reduces offset voltage to $<1 \mathrm{mV}$. The output of the ZSSC3008 output can be permanently shorted to VDD or VSS without damaging the device. The output driver contains a current-limiting block that detects a hard short and limits the current to a safe level. The short circuit protection current can vary from a minimum of 3 mA to a maximum of 40 mA depending on operating conditions. Output short circuit protection can be enabled via Diag_cfg (EEPROM [102:100]). Enabling this protection is recommended when using the analog output.

### 2.4.3. Voltage Reference Block

A linear regulator control circuit is included in the Voltage Reference Block to interface with an external JFET to allow operation in systems where the supply voltage exceeds 5.5 V . This circuit can also be used for over-voltage protection. The regulator set point has a coarse adjustment controlled by the JFET_cfg EEPROM bits that can adjust the set point around 5.0 or 5.5 V (See Table 3.5 for bit locations and section 2.3.1 regarding writing to the EEPROM.). The 1 V trim setting (see below) can also act as a fine adjust for the regulation set point. The 5 V reference can be trimmed within $+/-15 \mathrm{mV}$.

Note: If using the external JFET for over-voltage protection purposes (i.e., 5 V at JFET drain and expecting 5 V at JFET source), there will be a voltage drop across the JFET; therefore ratiometricity will be slightly compromised depending on the rds(on) of the chosen JFET. A Vishay J107 is the best choice because it has only an 8 mV drop worst case. If using as regulation instead of over-voltage, a MMBF4392 or BSS169 also works well.
The Voltage Reference Block uses the absolute reference voltage provided by the bandgap to produce two regulated on-chip voltage references. A 1 V reference is used for the output DAC high reference when the part is configured in 0-1V Analog Output Mode. For this reason, the 1V reference must be very accurate and includes trim so that its value can be trimmed within $+/-3 \mathrm{mV}$ of 1.00 V . The 1 V reference is also used as the on-chip reference for the JFET regulator block. The regulation set point of the JFET regulator can be fine tuned using the 1V trim.

## ZSSC3008

The reference trim setting is selected with the 1V_Trim/JFET_Trim bits in EEPROM. See Table 3.5 for bit locations. Table 2.1 shows the order of trim codes with 0111 for the lowest reference voltage and 1000 for the highest reference voltage.
Important: Optimal reference trim is determined during wafer-level testing and final package testing. Back-up copies of these bits are stored in bits in the CUST_IDO bits for applications requiring accurate references. In this case, see section 5 for important notes and instructions for verifying the integrity of the 1V_Trim/JFET_Trim bits and if necessary, restoring the value from the CUST_IDO bits before calibration.

Table 2.1 1V Reference Trim (1V vs. Trim for Nominal Process Run)

| Order | 1Vrefl <br> 5Vref_trim3 | 1Vrefl <br> 5Vref_trim2 | 1Vrefl <br> 5Vref_trim1 | 1Vrefl <br> 5Vref_trim0 |
| :--- | :---: | :---: | :---: | :---: |
| Highest Reference Voltage | 1 | 0 | 0 | 0 |
| $\ldots$ | 1 | 0 | 0 | 1 |
| $\ldots$ | 1 | 0 | 1 | 0 |
| $\ldots$ | 1 | 0 | 1 | 1 |
| $\ldots$ | 1 | 1 | 0 | 0 |
| $\ldots$ | 1 | 1 | 1 | 0 |
| $\ldots$ | 0 | 1 | 0 | 1 |
| $\ldots$ | 0 | 0 | 1 | 0 |
| $\ldots$ | 0 | 0 | 1 | 1 |
| $\ldots$ | 0 | 1 | 0 | 0 |
| $\ldots$ | 0 | 1 | 0 | 1 |
| $\ldots$ | 0 | 1 | 1 | 0 |
| $\ldots$ | 0 | 1 | 1 | 1 |
| Lowest Reference Voltage | 0 | 1 | 0 | 1 |

### 2.5. Clock Generator / Power-On Reset (CLKPOR)

If the power supply exceeds 2.5 V (maximum), the reset signal de-asserts and the clock generator starts working at a frequency of approximately $512 \mathrm{kHz}( \pm 20 \%)$. The exact value only influences the conversion cycle time and communication to the outside world but not the accuracy of signal processing. In addition, to minimize the oscillator error as the $V_{D D}$ voltage changes, an on-chip regulator is used to supply the oscillator block.

### 2.5.1. Trimming the Oscillator

Settings for the Osc_Trim bits in EEPROM fine-tune the oscillator frequency. See Table 3.5 for bit locations and Table 2.2 for possible settings. The default value is $\mathrm{O}_{\mathrm{H}}$ to ensure communication on start-up.
Important: Optimal oscillator trimming is determined during wafer-level testing and final package testing, and this part-specific factory value, which can be copied to Osc_Trim, is stored in bits in the CUST_ID1 and CUST_ID2 EEPROM bits for applications requiring optimal response time. In this case, see section 5 for important notes and instructions for copying these optimal values to the Osc_Trim bits before calibration. It is strongly recommended that only the default value or the factory trim value be used because ZACwire ${ }^{\text {TM }}$ communication is not guaranteed at different oscillator frequencies.

Table 2.2 Oscillator Trimming

| Osc_Trim Bits | Delta Frequency (kHz) |
| :---: | :---: |
| 100 | +385 |
| 101 | +235 |
| 110 | +140 |
| 111 | +65 |
| 000 | Nominal |
| 001 | -40 |
| 010 | -76 |
| 011 | -110 |

Example: Programming $011_{\mathrm{B}} \rightarrow$ the trimmed frequency $=$ nominal value -110 kHz .

### 2.6. Diagnostic Features

The ZSSC3008 offers a full suite of diagnostic features to ensure robust system operation in the most "missioncritical" applications. If the part is programmed in Ratiometric Output Mode, then diagnostic states are indicated by an output below $2.5 \%$ of VDD or above $97.5 \%$ of VDD. If the part is programmed in Digital Output Mode, then diagnostic states will be indicated by a transmission with a generated parity error. Diagnostics are not supported in 0-1V Output Mode.
Table 2.3 gives a summary of the diagnostic features, which are explained in detail in the following sections. EEPROM settings that control diagnostic functions are given in section 3.5.

Table 2.3 Summary of Diagnostic Features

| Detected Fault | Analog <br> Diagnostic Level | ZACwire ${ }^{\text {TM }}$ Diagnostic | Delay in Detection |
| :--- | :---: | :--- | :--- |
| EEPROM signature | Lower | Generates parity error | 10 ms after power-on |
| Loss of bridge positive | Upper | Generates parity error | 2 ms |
| Loss of bridge negative | Upper | Generates parity error | 2 ms |
| Open bridge connection | Upper | Generates parity error | 2 ms |
| Bridge input short | Upper | Generates parity error | $2 m s$ |
| Loss of VDD | Lower | Transmissions stop | Dependent on $\mathrm{R}_{\mathrm{L}}$ and $\mathrm{C}_{\mathrm{L}}$ |
| Loss of VSS | Upper | Transmissions stop | Dependent on $\mathrm{R}_{\mathrm{L}}$ and $\mathrm{C}_{\mathrm{L}}$ |

### 2.6.1. EEPROM Integrity

The contents of the EEPROM are protected by an 8-bit LFSR signature (linear feedback shift register). This signature is regenerated and stored in EEPROM every time EEPROM contents are changed. This signature is generated and checked for a match after Power-On-Reset prior to entering Normal Operation Mode. If the generated signature fails to match, the part will output a diagnostic state on the output.

In addition to an extensive temporal and code interlock mechanism used to prevent false writes to the EEPROM, the ZSSC3008 offers an EEPROM lock mechanism for high-security applications. When EEPROM bits 105:103 are programmed with "011" or "110," this 3-bit field will permanently disable the VPP charge pump and will not allow further writes to the EEPROM. See Table 2.3 in section 2.6 for more information.

### 2.6.2. Sensor Connection Check

Four dedicated comparators permanently check the range of the bridge inputs (BP/BN) to ensure they are within the envelope of 0.8 V to $0.85 *$ VDD during all conversions. The two sensor inputs have a switched ohmic path to ground and if left floating, would be discharged. If any of the wires connecting the bridge break, this mechanism will detect it and put the ASIC in a diagnostic state. This same diagnostic feature can also detect a short between BP/BN. See Table 2.3 in section 2.6 for more information.

### 2.6.3. Sensor Short Check

If a short occurs between BP/BN (bridge inputs), it would normally produce an in-range output signal and therefore would not be detected as a fault. This diagnostic mode, if enabled, will deliberately look for such a short. After the measurement cycle of the bridge, it will deliberately pull the BP bridge input to ground for $4 \mu \mathrm{sec}$. At the end of this $4 \mu \mathrm{sec}$ window, it will check to see if the BN input "followed" it down below the 0.8 V comparator checkpoint. If so, a short must exist between BP/BN, and the part will output a diagnostic state. The bridge will have a minimum of $480 \mu \mathrm{sec}$ recovery time prior to the next measurement. See Table 2.3 in section 2.6 for more information.
areose

### 2.6.4. Power Loss Detection

If the power or GND connection to the module containing the sensor bridge and ASIC is lost, the ASIC will output a diagnostic state if a pull-up or pull-down terminating resistor greater than or equal to $5 \mathrm{k} \Omega$ is connected in the final application. This diagnostic mode only works when the part is configured in Analog Output Mode. See Table 2.3 in section 2.6 for more information.

## 3 Functional Description

### 3.1. General Working Mode

The command/data transfer takes place via the one-wire SIG ${ }^{T M}$ pin using the ZACwire ${ }^{T M}$ serial communication protocol.
After power-on, the IC waits for 3 ms (the command window) for the Start_CM command.
Without this command, the Normal Operation Mode (NOM) starts. In this mode, raw bridge values are converted, and the corrected values are presented on the output in analog or digital format depending on the configuration stored in EEPROM.

Command Mode (CM) can only be entered during the 3 ms command window after Power ON. If the IC receives the Start_CM command during the command window, it remains in the CM. The CM allows changing to one of the other modes via command. After command Start_RM, the IC is in the Raw Mode (RM). Without correction, the raw values are transmitted to the digital output in a predefined order. The RM can only be stopped by Power OFF. The RM is used by the calibration software for collection of raw bridge data so the correction coefficients can be calculated.

If diagnostic features are enabled and a diagnostic fault is detected, diagnostic states are indicated as follows depending on the programmed mode:

- In Analog Output Mode:

Diagnostic states are indicated by an output below $2.5 \%$ of VDD or above $97.5 \%$ of VDD.

- In Digital Output Mode:

Diagnostic states will be indicated by a transmission with a generated parity error.
For more details see section 2.6.

Sensor Signal Conditioner with Diagnostics
붕ㅂ웅

Figure 3.1 General Working Mode


[^1]
### 3.2. $\quad$ ZACwire ${ }^{\text {TM }}$ Communication Interface

### 3.2.1. Properties and Parameters

Table 3.1 Pin Configuration and Latch-Up Conditions

| No. | Parameter | Symbol | Min | Typ | Max | Unit | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Pull-up resistor (on-chip) | Rzac,pu |  | 30 |  | k $\Omega$ | On-chip pull-up resistor switched on during Digital Output Mode and during Command Mode (first 3 ms after power up) |
| 2 | Pull-up resistor (external) | RzAC,pu_ext | 150 |  |  | $\Omega$ | If the master communicates via a pushpull stage, no pull-up resistor is needed; otherwise, a pull-up resistor with a value of at least $150 \Omega$ must be connected. |
| 3 | ZACwire ${ }^{\text {TM }}$ rise time | TZAC, ${ }_{\text {rise }}$ |  |  | 5 | $\mu \mathrm{s}$ | Any user RC network included in Sig $^{\text {TM }}$ path must meet this rise time |
| 4 | ZACwire ${ }^{\text {TM }}$ line resistance ${ }^{\text {1) }}$ | $\mathrm{R}_{\text {zACload }}$ |  |  | 3.9 | k $\Omega$ | Also see section 1.3, Table 1.9. |
| 5 | ZACwire ${ }^{\text {TM }}$ load capacitance ${ }^{\text {1) }}$ | $\mathrm{C}_{\text {zac, load }}$ | 0 | 1 | 15 | nF | Also see section 1.3, Table 1.9. |
| 6 | Voltage low level | $\mathrm{V}_{\text {ZAC,low }}$ |  | 0 | 0.2 | $V_{\text {DD }}$ | Rail-to-rail CMOS driver |
| 7 | Voltage high level | $V_{\text {ZAC, high }}$ | 0.8 | 1 |  | VDD | Rail-to-rail CMOS driver |
|  | The rise time must be $\mathrm{T}_{\mathrm{ZAC}, \text {, ise }}=2 * \mathrm{R}_{\mathrm{ZACload}} * \mathrm{C}_{\mathrm{ZACload}} \leq 5 \mu \mathrm{~s}$. If using a pull-up resistor instead of a line resistor, it must meet this specification. The absolute maximum for $\mathrm{C}_{\text {zACload }}$ is 15 nF . |  |  |  |  |  |  |

### 3.2.2. Bit Encoding

Figure 3.2 Manchester Duty Cycle


Start bit $=50 \%$ duty cycle used to set up strobe time

Logic $1=75 \%$ duty cycle

Logic $0=25 \%$ duty cycle

Stop Time
The ZACWire ${ }^{\text {TM }}$ bus will be held high for $32 \mu \mathrm{~s}$ (nominal) between consecutive data packets regardless of baud rate.
aerose

### 3.2.3. Write Operation from Master to ZSSC3008

The calibration master sends a 19-bit packet frame to the IC.
Figure 3.3 19-Bit Write Frame


The incoming serial signal will be sampled at a 512 kHz clock rate. This protocol is very tolerant to clock skew, and can easily tolerate baud rates in the 6 kHz to 48 kHz range.

### 3.2.4. ZSSC3008 Read Operations

The incoming frame will be checked for proper parity on both command and data bytes, as well as for any edge time-outs prior to a full frame being received.

Once a command/data pair is received, the ZSSC3008 will perform that command. After the command has been successfully executed by the IC, the IC will acknowledge success by a transmission of an $A 5_{H}$-byte back to the master. If the master does not receive an $\mathrm{A} 5_{H}$ transmission within 130 ms of issuing the command, it must assume the command was either improperly received or could not be executed.

Figure 3.4 Read Acknowledge


| Data Sheet <br> June 14,2011 | © 2011 Zentrum Mikroelektronik Dresden AG - Rev. 1.11 <br> All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without <br> the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice. |
| :--- | :--- | :--- |

－opose
The ZSSC3008 transmits 10－bit bytes（ 1 start bit， 8 data bits， 1 parity bit）．During calibration and configuration， transmissions are normally either $\mathrm{A} 5_{H}$ or data． $\mathrm{A} 5_{H}$ indicates successful completion of a command．

During Normal Operation Mode，if the part is configured for digital output of the bridge reading，it first transmits the high byte of bridge data，followed by the low byte．The bridge data is 14 bits in resolution，so the upper two bits of the high byte are always zero－padded．There is a $32 \mu \mathrm{~s}$ stop time when the bus is held high between bytes in a packet．

Figure 3．5 Digital Output（NOM）Bridge Readings


The EEPROM transmission occurs in a packet with 20 data bytes，as shown in Figure 3．6．
Figure 3．6 Read EEPROM Contents


There is a variable idle time between packets．This idle time varies with the update rate setting in EEPROM．

Figure 3.7 Transmission of a Number of Data Packets


The table below shows the idle time between packets versus the update rate. This idle time can vary by a nominal $+/-15 \%$ between parts and over a temperature range of $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$.

Table 3.2 Special Measurement/Idle Time between Packets versus Update Rate

| Update Rate Setting | Idle Time between Packets | Special Measurement |
| :---: | :---: | :--- |
| 00 | 1 ms | Every 128 bridge measurements |
| 01 | 4.85 ms | Every 64 bridge measurements |
| 10 | 22.5 ms | Every 16 bridge measurements |
| 11 | 118 ms | Every 8 bridge measurements |

Transmissions from the IC occur at one of two speeds depending on the update rate programmed in EEPROM. If the user chooses one of the two fastest update rates ( 1 ms or 5 ms ) then the baud rate of the digital transmission will be 32 kHz (minimum 26 kHz ). If, however, the user chooses one of the two slower update rates ( 25 ms or 125 ms ), then the baud rate of the digital transmission will be 8 kHz (maximum 9.6 kHz ).
The total transmission time is shown in Table 3.3.
Table 3.3 Total Transmission Time for Different Update Rate Settings

| Update Rate | Baud Rate* | Idle Time | Transmission Time <br> Bridge Readings |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $1 \mathrm{~ms}(1 \mathrm{kHz})$ | 32 kHz | 1.0 ms | 20.5 bits | $31.30 \mu \mathrm{~s}$ | 1.64 ms |
| $5 \mathrm{~ms}(200 \mathrm{~Hz})$ | 32 kHz | 4.85 ms | 20.5 bits | $31.30 \mu \mathrm{~s}$ | 5.49 ms |
| $25 \mathrm{~ms}(40 \mathrm{~Hz})$ | 8 kHz | 22.5 ms | 20.5 bits | $125.00 \mu \mathrm{~s}$ | 25.06 ms |
| $125 \mathrm{~ms}(8 \mathrm{~Hz})$ | 8 kHz | 118.0 ms | 20.5 bits | $125.00 \mu \mathrm{~s}$ | 120.56 ms |

* Typical values. Minimum baud rate for 1 ms or 5 ms : 26 kHz ; maximum baud rate for 25 ms or $125 \mathrm{~ms}: 9.6 \mathrm{kHz}$.

The 3rd column in Table 3.2 shows the timing for the special measurements in the different update rate modes. For lower update rates, the output is followed by a power-down as shown in Figure 3.8.
-orese
Figure 3.8 ZACwire $^{\text {™ }}$ Output Timing for Lower Update Rates

| Calculation $160 \mu \mathrm{~s}$ | $\begin{aligned} & \text { ZACwire }^{\text {TM }} \\ & \text { Output } \end{aligned}$ | Power Down (determined by Update Rate) | Power-On <br> Settling $128 \mu \mathrm{~s}$ | $\begin{aligned} & \text { Settling Time } \\ & \quad 64 \mu \mathrm{~s} \end{aligned}$ | ADC Conversion $768 \mu \mathrm{~s}$ | $\begin{aligned} & \text { Calculation } \\ & 160 \mu \mathrm{~s} \end{aligned}$ | $\begin{aligned} & \text { ZACwire }^{\text {TM }} \\ & \text { Output } \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

It is easy to program any standard microcontroller to communicate with the ZSSC3008. ZMDI can provide sample code for a MicroChip PIC microcontroller.

### 3.2.5. High Level Protocol

The ZSSC3008 will listen for a command/data pair to be transmitted for the 3 ms after the de-assertion of its internal Power On Reset (POR). If a transmission is not received within this time frame, then it will transition to Normal Operation Mode (NOM). In the NOM, it will output bridge data in 0-1V analog, rail-to-rail ratiometric analog, or digital depending on how the part is currently configured.
If the ZSSC3008 receives a Start_CM command within the first 3 ms after the de-assertion of POR, then it will go into Command Mode (CM). In this mode, calibration/configuration commands will be executed. The ZSSC3008 will acknowledge successful execution of commands by transmission of A 5 H . The calibrating/configuring master will know a command was not successfully executed if no response is received after 130ms of issuing the command. Once in command interpreting/executing mode, the ZSSC3008 will stay in this mode until power is removed or a Start NOM (Start Normal Operation Mode) command is received. The Start_CM command is used as an interlock mechanism to prevent a spurious entry into Command Mode on power up. The first command received within the 3 ms window of POR must be a Start_CM command to enter into command interpreting mode. Any other commands will be ignored.

### 3.3. Command/Data Bytes Encoding

The 2-byte command sent to the ZSSC3008 consists of 1 byte of command information and 1 byte of data information. Regardless of whether the command requires data or not, 2 bytes MUST be sent. Table 3.4 lists all the command/data pairings. ( $\mathrm{X}=$ don't care.)

Table 3.4 Command/Data Bytes Encoding

${ }^{\dagger}$ For more details, refer to section 3.7.
${ }^{\ddagger}$ For more details, refer to section 3.5.

| Command <br> Byte | Data | Description |
| :---: | :--- | :--- |
| $18_{\mathrm{H}}$ | $\mathrm{Y} \mathrm{H}_{\mathrm{H}}$ | Program Lower Clipping Limit (Set the MSB to 0.) |
| $28_{\mathrm{H}}$ | $\mathrm{Y} \mathrm{H}_{\mathrm{H}}$ | Program Cust_ID0 |
| $38_{\mathrm{H}}$ | $\mathrm{Y} \mathrm{H}_{\mathrm{H}}$ | Program Cust_ID1 |
| $48_{\mathrm{H}}$ | $\mathrm{Y} \mathrm{H}_{\mathrm{H}}$ | Program Cust_ID2 |

### 3.4. Calibration Sequence

Although the ZSSC3008 can work with many different types of resistive bridges, assume a pressure bridge is being used for the following discussion on calibration.

Calibration essentially involves collecting raw bridge data from the IC for different known pressures. This raw data can then be processed by the calibration master (typically a PC) to compute the coefficients, and the calculated coefficients can then be written to the IC.

ZMDI can provide software and hardware with samples to perform the calibration.

## There are three main steps to calibration:

1. Assigning a unique identification to the IC. This identification is programmed in EEPROM and can be used as an index into the database stored on the calibration PC. This database will contain all the raw values of bridge readings for that part, as well as the known pressure (for this application) that the bridge was exposed to. This unique identification can be stored in a concatenation of the following EEPROM registers: Cust_ID0, Cust_ID1, Cust_ID2. These registers can also form a permanent serial number.
2. Data collection. Data collection involves getting raw data from the bridge at different known pressures. This data is then stored on the calibration PC using the unique identification of the IC as the index to the database.
3. Coefficient calculation and write. Once enough data points have been collected to calculate all the desired coefficients then the coefficients can be calculated by the calibrating PC and written to the IC.

## Step 1 - Assigning Unique Identification

Assigning a unique identification number is as simple as using the commands Program Cust_ID0, Program Cust_ID1 and Program Cust_ID2. These three 8 -bit registers allow for more than 16 million unique devices. Gain_B must be programmed to $800_{\mathrm{H}}$ (unity).

## Step 2 - Data Collection

The number of unique pressure points that calibration must be performed at depends on the customer's needs. The minimum number of calibration points required is two or three, depending on the precision desired and the behavior of the resistive bridge in use.

- 2-point calibration can be used if only a gain and offset term are needed.
- 3-point calibration can be used to also obtain $2^{\text {nd }}$ order correction.


## ZSSC3008

To acquire raw data from the part, set ZSSC3008 to enter Raw Mode. This is done by issuing a Start_CM (Start Command Mode 5090H) command/data pair to the IC followed by a Start_RM (Start Raw Mode 4010H) command/data pair with the LSB of the upper data nibble set. Now if the Gain_B term has been set to unity $\left(800_{\mathrm{H}}\right)$, then the part will be in the Raw Mode and will output raw data on its SIG $^{\mathrm{TM}}$ pin instead of corrected bridge data. Capture several of these data points with the user's calibration system (capturing 16 is recommended) and average them. Store these raw data in the database along with the known pressure. The output format during Raw Mode is Bridge_High, Bridge_Low. Each of these is an 8-bit quantity. The upper 2-bits of Bridge_High are zero filled.

## Step 3 - Coefficient Calculations

The math to perform the coefficient calculation is very complicated and will not be discussed in detail. There is a rough overview of the coefficients in the "Calibration Math" section 3.6. ZMDI will provide software to perform the coefficient calculation. After the coefficients are calculated, the final step is to write them to the EEPROM of the ZSSC3008.

二ППロا
Sensor Signal Conditioner with Diagnostics
The Analog Mixed Signal Company
붕붕

### 3.5. EEPROM Bits

Table 3.5 shows the bit order and default settings for the EEPROM, which are programmed through the serial interface. See section 5 for important information for die/wafer customers.

Table 3.5 ZSSC3008 EEPROM Bits

| EEPROM Range | Description | Default Settings | Notes |
| :---: | :---: | :---: | :---: |
| 2:0 | Osc_Trim | $0_{H}$ <br> This default setting minimizes risk of communication failure on start-up. <br> (Actual part-specific factory values for Osc_Trim are initially stored in bits in CUST_ID1 and CUST_ID2 for applications requiring optimal response time. See section 5 for important notes.) | See section 2.5 for details on oscillator trim. <br> 100 => Fastest <br> $101=>3$ clicks faster than nominal <br> $110=>2$ clicks faster than nominal <br> $111=>1$ click faster than nominal <br> $000=>$ Nominal <br> 001 => 1 click slower than nominal <br> $010=>2$ clicks slower than nominal <br> 011 => Slowest |
| 6:3 | 1V_Trim/JFET_Trim | SSSS ${ }_{\text {BIN }}$ <br> where " $s$ " is the partspecific factory bit setting for the reference voltage trim value. <br> (Back-up copies are stored in CUST_IDO for applications requiring accurate references. See section 5 for important notes.) | See Table 2.1 in the "Voltage Reference Block" section. |
| 10:7 | A2D_Offset | 3 H | The upper two bits are flip polarity and invert bridge input (negative gain) respectively. If both are used in conjunction, negative offset modes can be achieved. <br> 00 => normal polarity, positive gain <br> 01 => normal polarity, negative gain <br> 10 => flip polarity, positive gain <br> 11 => flip polarity, negative gain <br> The lower two bits form the ADC offset selection. <br> Offset selection: <br> $11=>[-1 / 2,1 / 2]$ mode bridge inputs <br> $10=>[-1 / 4,3 / 4]$ mode bridge inputs <br> $01=>[-1 / 8,7 / 8]$ mode bridge inputs <br> $00=>[-1 / 16,15 / 16]$ mode bridge inputs |


| Data Sheet <br> June 14,2011 | © 2011 Zentrum Mikroelektronik Dresden AG-Rev. 1.11 <br> All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without <br> the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice. |
| :--- | :--- | :--- |


| EEPROM Range | Description | Default Settings | Notes |
| :---: | :---: | :---: | :---: |
| 12:11 | Output_Select | 2H | 00 => NOT recommended! Digital (3 bytes with parity) <br> Bridge High \{00,[5:0]\},Bridge Low [7:0] <br> $3^{\text {rd }}$ Byte $=00_{\mathrm{H}}$ <br> $01=>0-1 \mathrm{~V}$ Analog (requires 1 kHz update rate) <br> $10=>$ Rail-to-Rail Ratiometric (requires 1 kHz update rate) <br> 11 => Digital (2 bytes with parity) <br> Bridge High \{00,[5:0]\} <br> Bridge Low [7:0] |
| 14:13 | Update_Rate | 2 H | $\begin{aligned} & 00=>1 \mathrm{msec}(1 \mathrm{kHz}) \\ & 01=>5 \mathrm{msec}(200 \mathrm{~Hz}) \\ & 10=>25 \mathrm{msec}(40 \mathrm{~Hz}) \\ & 11=>125 \mathrm{msec}(8 \mathrm{~Hz}) \end{aligned}$ |
| 16:15 | JFET_cfg | 3 H | $00=>$ No JFET regulation (lower power) <br> 01 => No JFET regulation (lower power) <br> 10 => JFET regulation centered around 5.0 V <br> 11 => JFET regulation centered around 5.5 V (i.e., over-voltage protection) |
| 31:17 | Gain_B | 198H | Bridge Gain (also see bits 10:7): <br> Gain_B[14] => multiply x 8 <br> Gain_B[13:0] => 14-bit unsigned number representing a number in the range $[0,8)$ |
| 45:32 | Offset_B | $\mathrm{O}_{\mathrm{H}}$ | Unsigned 14-bit offset for bridge correction |
| 87:46 | Reserved | $\mathrm{O}_{\mathrm{H}}$ | Program to 0. |
| 95:88 | SOT | $0_{H}$ | $2^{\text {nd }}$ Order Term. This term is a 7-bit magnitude with sign. <br> SOT[7] $=1 \rightarrow$ negative <br> SOT[7] $=0 \rightarrow$ positive <br> SOT[6:0] = magnitude [0-127] |
| 99:96 | Pamp_Gain | $1_{\text {H }}$ | Bits [99:96] = Pre-Amp Gain $\begin{aligned} & 0000=>6 \\ & 0001=>24 \text { (default setting) } \\ & 0010=>48 \\ & 0011=>96 \end{aligned}$ <br> All others prohibited |
| 102:100 | Diag_cfg | $7_{\mathrm{H}}$ | This 3-bit term applies to diagnostic features Diag_cfg[2] $\rightarrow$ enable output short circuit protection. Diag_cfg[1] $\rightarrow$ enable sensor short checking. Diag_cfg[0] $\rightarrow$ enable sensor connection checking. |
| 105:103 | EEPROM_Lock | $\mathrm{O}_{\mathrm{H}}$ | EEPROM lock <br> 011 or 110 => locked <br> All other => unlocked <br> When EEPROM is locked, the internal charge pump is disabled and the EEPROM can never be programmed again. |

Sensor Signal Conditioner with Diagnostics

| EEPROM <br> Range | Description | Default Settings | Notes |
| :---: | :---: | :---: | :---: |
| 112:106 | Up_Clip_Lim | $7 \mathrm{~F}_{\mathrm{H}}$ | 7-bit value used to select an upper clipping limit for the output. It affects both analog and digital output. The 14-bit upper clipping limit value is comprised of \{11,Up_Clip_Lim[6:0],11111\}. 127 different clipping levels are selectable between $75.19 \%$ and $100 \%$ of VDD. |
| 119:113 | Low_Clip_Lim | $\mathrm{O}_{\mathrm{H}}$ | 7-bit value used to select a lower clipping limit for the output. It affects both analog and digital output. The 14-bit lower clipping limit value is comprised of \{00,Low_Clip_Lim[6:0],00000\}. 127 different clipping levels are selectable between 0\% and 24.8\% of VDD. |
| 127:120 | Cust_ID0 | SSBIN <br> where " $s$ " is a partspecific factory bit setting. <br> During factory testing, two back-up copies of the optimal setting for the 1V_Trim/JFET_Trim bits are stored in [123:120] and in [127:124]. See important notes in section 5. | Customer ID byte 0 <br> Can be used to store a customer part identification number. Caution: If the application requires accurate voltage references, do not overwrite this byte until completing the procedures in section 5. |
| 135:128 | Cust_ID1 | xsss xsss ${ }_{\text {BIN }}$ <br> where " $s$ " is a partspecific factory bit setting and x is "don't care." <br> During factory testing, two copies of the optimal setting for the Osc_Trim bits are stored in [130:128] and in [134:132]. (Also in Cust_ID2.) See important notes in section 5 . | Customer ID byte 1 <br> Can be used to store a customer part identification number. <br> Caution: If the application requires optimal response time, do not overwrite this byte until completing the procedures in section 5. |


| Data Sheet |  |
| :--- | :--- | :--- |
| June 14,2011 | © 2011 Zentrum Mikroelektronik Dresden AG - Rev. 1.11 <br> All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without <br> the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice. |


| EEPROM <br> Range | Description | Default <br> Settings | Notes |
| :---: | :--- | :--- | :--- |
| $143: 136$ | Cust_ID2 | xxxx xsss <br> where "s" is a part- <br> specific factory bit <br> setting and X is <br> "don't care." <br> During factory test- <br> ing, a copy of the <br> optimal setting for <br> the Osc_Trim bits is <br> stored in [138:136]. <br> (Also in Cust_ID1.) <br> See important notes <br> in section 5. | Customer ID byte 2 <br> Can be used to store a customer part identification number. <br> Caution: If the application requires optimal response time, do not <br> overwrite this byte until completing the procedures in section 5. |
| $151: 144$ | Signature |  | 8-bit EEPROM signature. Generated through a linear feedback <br> shift register (LFSR). This signature is checked on power-on to <br> ensure integrity of EEPROM contents. |

### 3.6. Calibration Math

### 3.6.1. Correction Coefficients

All terms are calculated external to the IC and then programmed to the EEPROM through the serial interface.
Table 3.6 Correction Coefficients

| Coefficient | Description |
| :---: | :--- |
| Gain_B | Gain term used to compensate span of Bridge reading |
| Offset_B | Offset term used to compensate offset of Bridge reading |
| SOT | Second Order Term( SOT) for bridge measurement |

### 3.6.2. Interpretation of Binary Numbers for Correction Coefficients

BR_Raw should be interpreted as an unsigned number in the set [0,16383] with a resolution of 1.

| Data Sheet <br> June 14,2011 | © 2011 Zentrum Mikroelektronik Dresden AG - Rev. 1.11 <br> All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without <br> the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice. |
| :--- | :--- | :--- |

-0pose

### 3.6.2.1. Gain_B Interpretation

Gain_B should be interpreted as a number in the set [0,64]. The MSB (bit 14) is a scaling bit that will multiply the effect of the Gain_B[13:0] term by 8 . The remaining bits Gain_B[13:0] represent a number in the range of $[0,8$ ) with Gain_B[13] having a weighting of 4 , and each subsequent bit has a weighting of $1 / 2$ the previous bit.

Table 3.7 Gain_B [13:0] Weightings

| Bit Position | Weighting |
| :---: | :---: |
| 13 | $2^{2}=4$ |
| 12 | $2^{1}=2$ |
| 11 | $2^{0}=1$ |
| 10 | $2^{-1}$ |
| $\ldots$ | $\ldots$ |
| 3 | $2^{-8}$ |
| 2 | $2^{-9}$ |
| 1 | $2^{-10}$ |
| 0 | $2^{-11}$ |

## Examples:

The binary number: $010010100110001_{B}=4.6489$; Gain_B[14] is $0_{B}$, so the number represented by Gain_B[13:0] is not multiplied by 8.
The binary number: $101100010010110_{B}=24.586$; Gain_B[14] is $1_{B}$, so the number represented by Gain_B[13:0] is multiplied by 8 .

### 3.6.2.2. Offset_B Interpretation

Offset_B is a 14-bit unsigned binary number. The MSB has a weighting of 8192. The following bits then have a weighting of: 4096, 2048, $1024 \ldots$

Table 3.8 Offset_B Weightings

| Bit Position | Weighting |
| :---: | :---: |
| 13 | 8192 |
| 12 | 4096 |
| 11 | 2048 |
| . |  |
| $\cdot$ | $2^{1}=2$ |
| $\cdot$ | $2^{0}=1$ |
| 1 |  |

For example, the binary number $111111111100=4092$.

| Data Sheet <br> June 14,2011 | © 2011 Zentrum Mikroelektronik Dresden AG - Rev. 1.11 <br> All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without <br> the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice. |
| :--- | :--- | :--- |

## ZSSC3008

Sensor Signal Conditioner with Diagnostics

### 3.6.2.3. SOT Interpretation

SOT is a $2^{\text {nd }}$ order term that applies to bridge non-linearity correction.

- Resolution: 0.25\% @ Full Scale
- Range: +25\% @ Full Scale to -25\% @ Full Scale
(Saturation in internal arithmetic will occur at greater negative non-linearities.)


### 3.7. Reading EEPROM Contents

The contents of the entire EEPROM memory can be read out using the Read EEPROM command (00 ${ }_{H}$ ). This command causes the IC to output consecutive bytes on the ZACwire ${ }^{\text {TM }}$. After each transmission, the EEPROM contents are shifted by 8 bits. The bit order of these bytes is given in Table 3.9.

Table 3.9 EEPROM Read Order


二ППロا
Sensor Signal Conditioner with Diagnostics
The Analog Mixed Signal Company
-opose

## 4 Application Circuit Examples

The minimum output analog load resistor is $R_{L}=5 k \Omega$. This optional load resistor can be configured as a pull-up or pull-down. If it is configured as a pull-down, it cannot be part of the module to be calibrated because this would prevent proper operation of the ZACwire ${ }^{\text {TM }}$. If a pull-down load is desired, it must be added to the system after module calibration.

There is no output load capacitance needed.
Applicable EEPROM contents: Output_Select, JFET_cfg, 1V_Trim/JFET_Trim.

### 4.1. Three-Wire Rail-to-Rail Ratiometric Output

This example shows an application circuit for rail-to-rail ratiometric voltage output configuration. The same circuitry is applicable for a 0 to 1 V absolute analog output.

Figure 4.1 Rail-to-Rail Ratiometric Voltage Output


The optional bridge sink allows a power savings of bridge current. The output voltage can be either

- Rail-to-rail analog output ratiometric to $V_{D D}$ (Vsupply).
- 0 to 1 V absolute analog output. The absolute voltage output reference is trimmable $1 \mathrm{~V}(+/-3 \mathrm{mV})$ in the 1V Output Mode via a 4-bit EEPROM field. (See section 2.4.3).


## ZSSC3008

붕붕

### 4.2. Absolute Analog Voltage Output

Figure 4.2 shows an application circuit for an absolute voltage output configuration and external JFET regulation for all industry standard applications.

Figure 4.2 Absolute Analog Voltage Output with External JFET Regulation


The output signal range can be one of the following options:

- 0 to 1 V analog output. The absolute voltage output reference is trimmable: $1 \mathrm{~V}(+/-3 \mathrm{mV})$ in the 1 V Output Mode via a 4-bit EEPROM field (see section 2.4.3).
- Rail-to-rail analog output. The on-chip reference for the JFET regulator block is trimmable: $5 \mathrm{~V}( \pm 15 \mathrm{mV})$ in the Ratiometric Output Mode via a 4-bit EEPROM field. (See section 2.4.3).


### 4.3. Three-Wire Ratiometric Output with Over-Voltage Protection

The figure below shows an application circuit for a ratiometric output. In this application, the JFET is used for voltage protection. JFET_cfg (16:15) in the EEPROM are configured to 5.5 V . There is an additional maximum error of 8 mV caused by the non-zero $\mathrm{r}_{\mathrm{on}}$ of the limiter JFET.

Figure 4.3 Ratiometric Output


### 4.4. Digital Output

For all three circuits, the output bridge signal can also be digital. For the digital output, no load resistor or load capacity is necessary. No pull down resistor is allowed. If a line resistor or pull-up resistor is used, the requirement for the rise time must be met ( $\leq 5 \mu \mathrm{~s}$ ). The IC output includes an internal pull up resistor of about $30 \mathrm{k} \Omega$. The digital output can easily be read by firmware from a microcontroller, and ZMDI can provide the customer with software for developing the interface.

### 4.5. Output Resistor/Capacitor Limits

The limits for external components depend on the programmed output mode:

- Pure Analog Output Mode (calibration is done before): The only limit is the minimum load resistance of $5 \mathrm{k} \Omega$.
- Pure Digital Output Mode with end-of-line calibration: The RC time constant of the ZACwire ${ }^{\text {TM }}$ line must have a rise time $\leq 5 \mu$ s.
- Analog output with digital communication during calibration: The RC time constant of the ZACwire ${ }^{\text {TM }}$ line must have a rise time $\leq 5 \mu \mathrm{~s}$.
Warning: Any series line resistance forms a voltage divider in conjunction with the pull-up load device. If a series line resistance is needed, choose a low value relative to the pull-up load device.

| Data Sheet |  |
| :--- | :--- | :--- |
| June 14,2011 | © 2011 Zentrum Mikroelektronik Dresden AG - Rev. 1.11 <br> All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without <br> the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice. |

## 5 EEPROM Restoration

If needed, the default settings for the ZSSC3008 (see Table 3.5) can be reprogrammed as described in section 3. The following sections describe EEPROM content validation and handling during and/or after system assembly.

Important: During the sawing and dicing process, there is a possibility of the EEPROM contents flipping, and prevention cannot be guaranteed. This is primarily a concern for the factory trim settings, which are customized to each part.
The EEPROM default values programmed during the different test levels have been selected so that customer has the option to refresh/reprogram trim bits that might have flipped during sawing or dicing.

Important: The EEPROM lock is stored in the bit range 105:103. A value of $6_{H}$ or $3_{H}$ will lock the EEPROM forever by disabling the charge pump needed for EEPROM writing. The complete contents can also be validated using the EEPROM signature stored in bits [151:144], (see "Signature" in Table 3.5).

### 5.1. Default EEPROM Contents

During the wafer level test (wafer/dice delivery) and during final test for SOP8 packaged parts, the EEPROM is programmed with the default values listed in the Table 3.5.
During the wafer level test, the Osc_trim bits [2:0] and 1V_Trim/JFET_Trim trim bits [6:3] are set to die-specific values.

### 5.1.1. Osc_Trim

The oscillator frequency is trimmed to a value of $512 \mathrm{kHz} \pm 20 \%$ using the Osc_Trim bit setting. The 3 -bit setting is copied twice to Cust_ID1[134:132] and [130:128] and then a third time to Cust_ID2[138:136] to ensure the factory settings are retained so that the customer can reprogram these values in the Osc_Trim bit if needed. Based on the most probable trimming, the default values for the Osc_Trim bits are always set to $\mathrm{O}_{\mathrm{H}}$ during factory testing to guarantee communication even if bits have flipped.

### 5.1.2. 1V_Trim/JFET_Trim

The 5 V reference for the JFET regulation is factory trimmed during the final test to $5 \mathrm{~V} \pm 15 \mathrm{mV}$ using the $1 \mathrm{~V} \_$Trim/ JFET_Trim bit setting. The 4 -bit setting stored in EEPROM bits [6:3] is copied twice to the Cust_IDO bits [127:124] and [123:120] to ensure the factory settings are retained so that the customer can reprogram these values in the 1V_Trim/JFET_Trim bits if needed.

### 5.2. EEPROM Restoration Procedure

After module assembly, the EEPROM content should be refreshed. If JFET regulation is not used for the customer's application and optimized response time is not an important criterion, write the default values shown in Table 3.5 to the EEPROM bit range [143:7] and retain the existing values in the bit range [6:0]. If JFET regulation or optimized response time is required, the bit restoration procedure shown in the flow chart in Figure 5.1 must be used to keep the factory settings programmed during the testing. If customer oscillator trimming is required, see ZSSC3008_Tech_Notes_JFET_and_Osc_Trimming_revX.X .pdf for instructions.)
Note: The EEPROM signature is re-calculated and updated after every EEPROM writing.

## Data Sheet

June 14, 2011

## ZSSC3008

Figure 5.1 EEPROM Validation and Restoration Procedure


## 6 Pin Configuration and Package

The standard package of the ZSSC3008 is an SOP-8 ( $3.81 \mathrm{~mm} / 150 \mathrm{mil}$ body) with a lead-pitch $1.27 \mathrm{~mm} / 50 \mathrm{mil}$.
Table 6.1 Storage and Soldering Conditions

| Storage and Soldering for the SOP-8 Package |  |  |  |  |  |  |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Unit |
| Maximum Storage Temperature <br> Less than 10hrs Before Mounting | $\mathrm{T}_{\text {max_storage }}$ |  |  |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Minimum Storage Temperature: | $\mathrm{T}_{\text {min_storage }}$ | Store in original packing only | -50 |  |  | ${ }^{\circ} \mathrm{C}$ |
| Maximum Dry-Bake Temperature | $\mathrm{T}_{\text {drybake }}$ | Less than100 hrs total, before mounting |  |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| Soldering Peak Temperature | $\mathrm{T}_{\text {peak }}$ | Less than 30s <br> (IPC/JEDEC-STD-020 Standard) |  |  | 260 | ${ }^{\circ} \mathrm{C}$ |

Note: Also see Table 6.1 regarding other storage conditions.

Figure 6.1 ZSSC3008 Pin-Out Diagram
$\square$

Table 6.2 ZSSC3008 Pin Configuration

| Pin No. | Name | Description |
| :---: | :---: | :--- |
| 1 | Bsink | Optional ground connection for bridge ground. Used for power savings. |
| 2 | VBP | Positive bridge connection |
| 3 | nc | No connection |
| 4 | VBN | Negative bridge connection |
| 5 | Vgate | Gate control for external JFET regulation/over-voltage protection |
| 6 | VDD | Supply voltage (2.7 to 5.5 V) |
| 7 | Sig $^{\text {TM }}$ | ZACwire ${ }^{\text {TM }}$ interface (analog out, digital out, calibration interface) |
| 8 | VSS | Ground supply |


| Data Sheet |
| :--- | :--- | :--- | :--- |
| June 14, 2011 |$\quad$| © 2011 Zentrum Mikroelektronik Dresden AG - Rev. 1.11 |
| :--- |
| All rights reserved. The material contained herein may not be reproduced, adapted, merged, translated, stored, or used without |
| the prior written consent of the copyright owner. The information furnished in this publication is subject to changes without notice. |$\quad 4 \mathbf{4 3 \text { of 46 }}$|  |
| :--- |

## 7 ESD/Latch-Up-Protection

All pins have an ESD protection of $>4000 \mathrm{~V}$ and a latch-up protection of $\pm 100 \mathrm{~mA}$ or of $+8 \mathrm{~V} /-4 \mathrm{~V}$ (to VSS/VSSA). ESD protection referenced to the Human Body Model is tested with devices in SOP-8 packages during product qualification. The ESD test follows the Human Body Model with $1.5 \mathrm{k} \Omega / 100 \mathrm{pF}$ based on MIL 883, Method 3015.7.

## 8 Test

The test program is based on this datasheet. The final parameters which will be tested during series production are listed in the tables of section 1.

The digital part of the IC includes a scan path, which can be activated and controlled during wafer test. Further test support for testing of the analog parts on wafer level is included in the DSP.

## $9 \quad$ Quality and Reliability

A reliability qualification according to the in-house non-automotive standard has been performed.

## 10 Customization

For high-volume applications, which require an upgraded or downgraded functionality compared to the ZSSC3008, ZMDI can customize the circuit design by adding or removing certain functional blocks.

For this customization, ZMDI has a considerable library of sensor-dedicated circuitry blocks, which enable ZMDI to provide a custom solution quickly. Please contact ZMDI for further information.

## 11 Product Ordering Codes

Please contact ZMDI Sales for additional options.

| Sales Code | Description | Package |
| :--- | :--- | :--- |
| ZSSC3008AA2R | ZSSC3008 SOP8 (150 mil) - Temperature range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Tape and Reel |
| ZSSC3008AA2T | ZSSC3008 SOP8 (150 mil) - Temperature range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Tube |
| ZSSC3008KIT | ZSSC3008 SSC Evaluation Kit: Communication Board, SSC Board, Sensor Replacement Board, <br> Evaluation Software, USB Cable, 5 IC Samples | Kit |

Contact ZMDI Sales for support and sales of ZMDI's ZSSC3008 Mass Calibration System.

## 12 Related Documents

| Document | File Name |
| :--- | :--- |
| ZSSC3008 Development Kit Documentation | ZSSC3008_Development_Kit_revX.X.pdf |
| ZSSC3008 Application Notes _ In-Circuit Programming <br> Boards | ZSSC3008_App_Notes_In-Circuit_Programming_rev X.X.pdf |
| ZSSC3008 Die Dimensions and Pad Coordinates | ZSSC3008_Tech_Notes_Die_Pads_revX.X.pdf |

Visit ZMDI's website www.zmdi.com or contact your nearest sales office for the latest version of these documents.

## 13 Definitions of Acronyms

| Term | Description |
| :--- | :--- |
| ADC | Analog-to-Digital Converter |
| AFE | Analog Front-End |
| BUF | Buffer |
| CM | Command Mode |
| CMC | Calibration Microcontroller |
| DAC | Digital-to-Digital Converter |
| DNL | Differential Nonlinearity |
| DSP | Digital Signal Processor |
| DUT | Device Under Test |
| ESD | Electrostatic Discharge |
| FSO | Full-Scale Output |
| INL | Integrated Nonlinearity |
| LFSR | Linear Feedback Snift Register |
| LSB | Least Significant Bit |
| MUX | Multiplexer |
| NOM | Normal Operation Mode |
| OWI | One-Wire Interface |
| POC | Power-On Clear |
| POR | Power-On Reset Level |
| PSRR | Power Supply Rejection Ratio |
| RM | Raw Mode |
| SOT | Second Order Term |
| SSC | Sensor Signal Conditioner |

二ППゆㅁ
Sensor Signal Conditioner with Diagnostics
The Analog Mixed Signal Company 붕 0

## 14 Document Revision History

| Revision | Date | Description |
| :---: | :--- | :--- |
| 1.00 | February 18,2011 | First release. |
| 1.10 | May 5,2011 | Revised minimum temperature from $-50^{\circ} \mathrm{C}$ to $-40^{\circ} \mathrm{C}$. Revised product ordering code for <br> ZSSC3008 with $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ operating range from ZSSC3008AI2R to <br> ZSSC3008AA2R. Minor revision to product description. Minor edit to section 9. |
| 1.11 | June 14, 2011 | Update to section 9. |


| Sales and Further Information |  |  |  | www.zmdi.com |  | SSC@zmdi.com |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Zent | Mikroelektronik | ZMD | rica, | Zentrum Mikroelektronik Dresden AG, Japan Office 2nd Floor, Shinbashi Tokyu Bldg. 4-21-3, Shinbashi, Minato-ku Tokyo, 105-0004 Japan |  | ZMD Far East, Ltd. <br> 3F, No. 51, Sec. 2, Keelung Road 11052 Taipei Taiwan |  |
| Dresde | AG (ZMD AG) | 8413 E | celsior Drive |  |  |  |  |
| Grenzstr | rasse 28 | Suite 200 |  |  |  |  |  |
| 01109 D | resden | Madiso | WI 53717 |  |  |  |  |
| German |  | USA |  |  |  |  |  |
| Phone | +49 (0)351.8822.7.772 | Phone | +1 (608) 829-1987 | Phone | +81.3.6895.7410 | Phone | +886.2.2377.81 |
| Fax | +49(0)351.8822.87.772 | Fax | +1 (631) 549-2882 | Fax | +81.3.6895.7301 | Fax | +886.2.2377.819 |
| DISCLAIMER: This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Zentrum Mikroelektronik Dresden AG (ZMD AG) assumes no obligation regarding future manufacture unless otherwise agreed to in writing. The information furnished hereby is believed to be true and accurate. However, under no circumstances shall ZMD AG be liable to any customer, licensee, or any other third party for any special, indirect, incidental, or consequential damages of any kind or nature whatsoever arising out of or in any way related to the furnishing, performance, or use of this technical data. ZMD AG hereby expressly disclaims any liability of ZMD AG to any customer, licensee or any other third party, and any such customer, licensee and any other third party hereby waives any liability of ZMD AG for any damages in connection with or arising out of the furnishing, performance or use of this technical data, whether based on contract, warranty, tort (including negligence), strict liability, or otherwise. |  |  |  |  |  |  |  |

## Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

ZMDI:
ZSSC3008AA2R ZSSC3008AA2T ZSSC3008Al2R ZSSC3008AI2T


[^0]:    * Not AEC-Q100-qualified.

[^1]:    * See section 2.6.

