

LH64258

CMOS 1M (256K × 4) Dynamic RAM

FEATURES

- 262,144 × 4 bit organization
- Access times: 100/120 ns (MAX.)
- Cycle times: 160/190 ns (MIN.)
- Cycle time in static column mode: 55/65 ns (MIN.)
- Power supply: +5 V ± 10%
- Power consumption (MAX.):
Operating: 374/340 mW
Standby: 11 mW
- TTL compatible I/O
- Early-write or \overline{OE} control allows bus management of the data-out buffer
- \overline{RAS} only refresh, Hidden refresh and \overline{CS} before \overline{RAS} refresh capability
- 512 refresh cycle
(refresh period (MAX.) = 8 ms)
- Packages:
20-pin, 300-mil DIP
26-pin, 300-mil SOJ
20-pin, 400-mil ZIP

DESCRIPTION

The LH64258 is a 262,144 word × 4 bit dynamic RAM which provides a static column mode operation.

The LH64258 is fabricated using advanced CMOS process technology. With multiplexed address inputs and standard 20-pin DIP/ZIP or 26-pin SOJ packages, it is easy to comprise memory systems with high speed, low power consumption and large memory capacity. The LH64258 operates on a single +5 V power supply. The built-in high output substrate bias generator circuit eliminates sensitivity to undershoot on the input signals.

PIN CONNECTIONS




Figure 1. Pin Connections for DIP, SOJ, and ZIP Packages




Figure 2. LH64258 Block Diagram

PIN DESCRIPTION

SIGNAL	PIN NAME
A ₀ - A ₈	Address input
RAS	Row address strobe
CS	Chip Select
WE	Write enable

SIGNAL	PIN NAME
OE	Output enable
I/O ₁ - I/O ₄	Data input/output
V _{CC}	Power supply (+5 V)
V _{SS}	Power supply (0 V)

ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTE
Supply voltage	V _T	-1.0 to +7.0	V	1
Output short-circuit current	I _o	50	mA	
Power consumption	P _D	1.0	W	
Operating temperature	T _{opr}	0 to +70	°C	
Storage temperature	T _{stg}	-55 to +150	°C	

NOTE:

1. Referenced to V_{SS}

RECOMMENDED OPERATING CONDITIONS (T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Supply voltage	V _{CC}	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0		
Input voltage	V _{IH}	2.4		6.5	V	1
	V _{IL}	-1.0		0.8		1

NOTE:

1. Referenced to V_{SS}

DC CHARACTERISTICS (V_{CC} = 5 V ± 10%, T_A = 0 to +70°C)

PARAMETER	SYMBOL	MIN.	MAX.	UNIT	NOTE	
Average supply current in normal operation	LH64258-10	I _{CC1}	—	68(80)	mA	1, 2, 3
	LH64258-12		—	62(68)		
Average supply current in standby mode		I _{CC2}	—	2.0	mA	1
Average supply current in the static column mode	LH64258-10	I _{CC3}	—	60	mA	1, 2
	LH64258-12		—	55		
Average supply current in CS before RAS refresh cycle	LH64258-10	I _{CC4}	—	68(80)	mA	1, 2, 3
	LH64258-12		—	62(68)		
Average supply current in RAS only refresh cycle	LH64258-10	I _{CC5}	—	68(80)	mA	1, 2, 3
	LH64258-12		—	62(68)		
Input leakage current	0 V ≤ V _{IN} ≤ 6.5 V 0 V on all other pins	I _{L1}	-10	10	μA	
Output leakage current	0 V ≤ V _{OUT} ≤ 6.5 V Output in high-impedance state	I _{L0}	-10	10	μA	
Output "High" voltage	I _{OUT} = -5 mA	V _{OH}	2.4	—	V	
Output "Low" voltage	I _{OUT} = 4.2 mA	V _{OL}	—	0.4	V	

NOTES:

1. The output pins are in high-impedance state.
2. I_{CC1}, I_{CC3}, I_{CC4} and I_{CC5} depend on the cycle time.
3. Cycle time: 190 ns (LH64258-10), 220 ns (LH64258-12).
Figures in parenthesis indicate current under minimum cycle time operation.
Address transition is occurs when $\overline{\text{RAS}} = V_{IH}$ and $\overline{\text{RAS}} = V_{IL}$.

CAPACITANCE (V_{CC} = 5 V ± 10%, T_A = 0 to +70°C, f = 1MHz)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Input capacitance	A ₁ - A ₇	C _{IN1}	—	5	pF
	A ₀ , A ₈	C _{IN2}	—	8	pF
	$\overline{\text{OE}}$, $\overline{\text{CS}}$	C _{IN3}	—	8	pF
	$\overline{\text{RAS}}$, $\overline{\text{WE}}$	C _{IN4}	—	5	pF
Input/Output capacitance	I/O ₁ - I/O ₄	C _{OUT1}	—	10	pF

AC ELECTRICAL CHARACTERISTICS ^{1, 2, 3, 4} (V_{CC} = 5 V ± 10%, T_A = 0 to +70°C)


PARAMETER	SYMBOL	LH64258-10		LH64258-12		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.		
(1) READ CYCLE							
Random read or write cycle time	t _{RC}	160		190		ns	
Access time from RAS	t _{RAC}		100		120	ns	7
Access time from CS	t _{RACS}		25		30	ns	7
Access time from column address	t _{RA}		50		60	ns	7
Access time from OE	t _{ROEA}		25		30	ns	7
Row address set-up time	t _{ASR}	0		0		ns	
Row address hold time	t _{RAH}	15		15		ns	
Column address delay time (RAS)	t _{RAD}	20	50	20	60	ns	5
Column address lead time (RAS)	t _{RAL}	50		60		ns	
Column address hold time (RAS)	t _{AHR}	15		15		ns	
RAS pulse width	t _{RAS}	100	10,000	120	10,000	ns	
RAS precharge time	t _{RP}	50		60		ns	
CS precharge time (RAS fall)	t _{CRP}	0		0		ns	
CS delay time (RAS)	t _{RC}	25	75	35	90	ns	6
CS lead time (RAS)	t _{CSL}	25		30		ns	
OE command RAS lead time	t _{ROL}	0		0		ns	
Output data disable time (CS)	t _{OFF}		25		30	ns	
Output data disable time (OE)	t _{OEZ}		25		30	ns	
Output data hold time (address)	t _{AOH}	5		5		ns	
Output data hold time (CS)	t _{SOH}	0		0		ns	
Output data hold time (OE)	t _{OOH}	0		0		ns	
Read command set-up time (CS)	t _{RCS}	0		0		ns	
Read command hold time (CS)	t _{RCH}	10		10		ns	8
Read command hold time (RAS fall)	t _{RRHN}	110		130		ns	8
Read command hold time (RAS rise)	t _{RRHP}	10		10		ns	8
Transition time (rise and fall)	t _T	3	35	3	35	ns	
Refresh time interval	t _{REF}		8		8	ms	
(2) STATIC COLUMN MODE READ CYCLE							
Static column mode cycle time	t _{SC}	55		65		ns	
Column address hold time (RAS)	t _{AR}	100		120		ns	
(3) WRITE CYCLE (EARLY WRITE)							
Column address set-up time (CS)	t _{ASC}	0		0		ns	
Column address hold time (CS)	t _{CAH}	20		20		ns	
Write command set-up time (CS)	t _{WC}	0		0		ns	9
Write command hold time (CS)	t _{WCH}	15		20		ns	
Data input set-up time	t _{DS}	0		0		ns	
Data input hold time	t _{DH}	20		20		ns	
Write pulse width (CS)	t _{WP}	15		20		ns	
(OE CONTROL WRITE)							
CS set-up time (WE)	t _{CWS}	0		0		ns	9
CS hold time (WE)	t _{CWH}	15		20		ns	
Write command lead time (RAS)	t _{WL}	30		40		ns	
Write pulse width (WE)	t _{WP}	15		20		ns	
OE hold time (WE)	t _{OEH}	20		20		ns	10
Column address set-up time (WE)	t _{ASW}	0		0		ns	
Column address hold time (WE)	t _{AH}	20		20		ns	

See next page for notes.

PARAMETER	SYMBOL	LH64258-10		LH64258-12		UNIT	NOTE
		MIN.	MAX.	MIN.	MAX.		
(4) READ-WRITE CYCLE							
Read-write cycle time	t _{RWC}	225		270		ns	
\overline{WE} delay time (RAS)	t _{RWD}	135		160		ns	
Column address delay time (\overline{WE})	t _{AWD}	85		100		ns	
\overline{WE} delay time (\overline{CS})	t _{CWD}	60		70		ns	
\overline{OE} delay time	t _{OED}	25		30		ns	
(5) STATIC COLUMN MODE WRITE CYCLE							
\overline{WE} inactive time	t _{WI}	10		15		ns	
\overline{CS} inactive time	t _{CI}	10		15		ns	
\overline{CS} set-up time (\overline{WE})	t _{CWS}	15		20		ns	11
Write command delay time (RAS)	t _{RWD2}	100		120		ns	
(6) \overline{CS}-BEFORE-RAS REFRESH CYCLE/HIDDEN REFRESH CYCLE							
\overline{CS} set-up time (RAS)	t _{CSR}	0		0		ns	
\overline{CS} hold time (RAS)	t _{CHR}	20		25		ns	
\overline{CS} precharge time (RAS rise)	t _{RPCP}	10		10		ns	
\overline{WE} precharge time (RAS)	t _{WRP}	0		0		ns	
\overline{CS} precharge time (RAS fall)	t _{RPCN}	100		120		ns	


NOTES:

- For proper operation, at least 500 μ s of pause time after power-on followed by several initialization cycles (usually 8 ordinary refresh cycles) should be given.
- AC characteristics assume $t_r = 5$ ns. (t_r refers to the transition time between V_{IH} and V_{IL} .)
- Timing measurements are referenced to V_{IH} (MIN.) and V_{IL} (MAX.).
- I_{CC} when power on depends on \overline{RAS} input level.
If $\overline{RAS} = V_{IL}$ when power on, LSI goes into an active cycle and may have a large current I_{CC} . It is recommended to rise \overline{RAS} with V_{CC} or fix at V_{IH} , when power on.
- t_{RAD} (MAX.), is the maximum point for t_{RAD} where t_{AA} (MAX.) is ensured, and does not represent a limit of operation.
If $t_{RAD} \geq t_{RAD}$ (MAX.), the access time comes under the control of t_{AA} .
- t_{ACD} (MAX.) is the maximum point for t_{ACD} where t_{ACS} (MAX.) is ensured, and does not represent a limit of operation.
If $t_{ACD} \geq t_{ACD}$ (MAX.), the access time comes under the control of t_{ACS} .
- 2TTL + 100 pF load
- The operation is ensured when either t_{RCH} or t_{RRH} is satisfied.
- t_{WCS} , t_{CWS} are not restrictive operating parameters. If $t_{WCS} \geq t_{WCS}$ (MIN.), the cycle is an early write cycle and the data out buffers remain inactive throughout entire cycle.
- t_{OEH} is required to keep I/O pin floating.
When \overline{OE} goes "Low" with $\overline{CS} = \text{"Low"}$ and $\overline{WE} = \text{"High"}$, I/O pin is used to output data as written.
- t_{CWS} is not restrictive operating parameter. When $t_{CWS} \leq t_{CWS}$ (MIN.), it may come into early write cycle.



64258-3

Figure 3. Read Cycle



NOTE: \overline{OE} = Don't care

64258-4

Figure 4. Write Cycle (Early Write)




Figure 5. Write cycle ($\overline{\text{OE}}$ Controlled Write)




Figure 6. Read/Write Cycle






Figure 7. Static Column Mode Read Cycle




NOTE: \overline{OE} = Don't care

Figure 8. Static Column Mode Write Cycle (Early Write)




64258-9

Figure 9. Static Column Mode Write Cycle (OE Control Write)




64258-10

Figure 10. Static Column Mode Read/Write Cycle



64258-11


Figure 11. Hidden Refresh Cycle



NOTE: $\overline{CS} = "H"$ $\overline{WE}, \overline{OE} = \text{Don't care}$

64258-12

Figure 12. \overline{RAS} Only Refresh Cycle



NOTE: $\overline{WE}, \overline{OE}, A_0-A_8 = \text{Don't care}$

64258-13

Figure 13. \overline{CS} Before \overline{RAS} Refresh Cycle

ORDERING INFORMATION

