

# 6 and 4 Channel, "Clickless" Serial Input Balance/Master Volume Controls

### SSM2160/SSM2161

#### **FEATURES**

Digitally-Controlled "Clickless" Level Adjustment

SSM2160: Six Channels SSM2161: Four Channels Master Control has 128 1 dB Steps Each Channel has 32 1 dB Steps

Step Sizes Can Be Changed Using External Resistors

High Gain Accuracy 100 dB Gain Range Power On Mute

Excellent Audio Characteristics:

-100 dBu  $\sqrt{NR}$  (0-dBu  $\approx 0.775 \text{ V rms}, V_s = \pm 5 \text{ V})$ 

+10 dBu Headroom  $(V_s) = \pm 5 V$ 

0,008% THD+N (@ 1 kHz, V<sub>IN</sub> €-10 dBu, Unity Gain

-80 dB Crosstalk (@ 1 kHz) Single or Dual Supply Operation

APPLICATIONS

Dolby\* Pro-Logic Master Volume/Balance Control

Home THX† Systems DSP Soundfield Processors Automotive Audio Systems HDTV Audio Systems

#### **GENERAL DESCRIPTION**


The SSM2160 and SSM2161 allow digital control of volume for six and four channels, respectively, with a master level control. "Clicking" normally encountered with resistor-ladder attenuators is eliminated by using high performance Voltage Controlled Amplifiers (VCAs) in the signal path. The VCA control ports are driven by DACs with controlled output rate-of-change to insure noiseless volume changes. Each channel is controlled by a dedicated 5-bit DAC, providing 32 steps of adjustment. In addition, a master 7-bit DAC feeds every control port, with 128 steps. Therefore, a balance can be achieved among all channels over a 32 step range, and the master control allows adjustment over its entire range while maintaining the desired channel-tochannel balance. Master and channel step sizes are nominally 1 dB; master step sizes can be reduced by an external resistor. Approximately 80 dB of attenuation and up to 20 dB of gain is possible. Upon power-up, the output is automatically muted.

The SSM2160/SSM2161 can operate from single supplies of 8 V/to 14 V and dual supplies from  $\pm 4 \text{ V}$  to  $\pm 7 \text{ V}$ . An on-chip buffered supply splitter provides an analog common for single-supply applications.

\*Dolby is a registered trademark of Dolby Laboratories Licensing Corporation.

†Home THX is a registered trademark of Lucasfilm, Ltd

#### FUNCTIONAL BLOCK DIAGRAM



Parameter	Conditions	Min	Тур	Max	Units
AUDIO PERFORMANCE Noise Headroom Total Harmonic Distortion Plus Noise	V <sub>IN</sub> = GND, 20 kHz Bandwidth Clip Point = 1% THD+N 2nd and 3rd Harmonics Only		-100 +10		dBu dBu
Total Harmonic Distortion Flus Noise	$A_V = 0 dB$		0.008	TBD	%
Channel Carantee	$A_V = -10 \text{ dB}$		0.02	TBD	% JD
Channel Separation	Any Channel to Another		80		dB
ANALOG INPUT Input Offset Voltage			10		mV
Input Impedance			10		kΩ
GAN CONTROL ELEMENTS					
Default Step Size - Master	$A_V$ MASTER = 0 dB to -60 dB		1.0		dB
Default Step Size - Channel Gain Error	A <sub>V</sub> CHANNEL = 0 dB to +20 dB Relative to Same Channel		1.0		dB
	$A_V$ MASTER = 0 dB			0.25	dB
	A <sub>V</sub> MASTER = -20 dB A <sub>V</sub> MASTER = -40 dB			0.25	dB
	$A_VMASTER = -40 \text{ dB}$ $A_VMASTER = -60 \text{ dB}$			1 2	dB dB
Gain Match Error	harmel-to-Channel; Same Level Setting		¬ -		
	A <sub>V</sub> MASTER = 0 dB / A <sub>V</sub> MASTER = -20 dB		J [	0.25	dB dB
	$A_VMASTER = -20 \text{ dB}$ $A_VMASTER = -20 \text{ dB}$ , $A_VCH = +20 \text{ dB}$		7	0.25	dB
	$A_V MASTER = -40 \text{ dB}$		/	/ı /	dB
Power On Mute Attenuation	$A_VMASTER = -60 \text{ dB}$ $V_{IN} = +10 \text{ dBu}$		-100	$/^2$ /	Left B
	V <sub>IN</sub> = +10 ubu		-100		
ANALOG OUTPUT Output Impedance			5		Ω
Mute Output Impedance			5		$\Omega$
Output Current			±2		mA
Minimum Resistive Load Drive Maximum Capacitive Drive			1 TBD		kΩ pF
Offset Voltage	Channel Muted		10		mV
CONTROL SECTION					
Logic Input LO		0.0		0.8	V
Logic Input HI Logic Input Current	Logic LO or HI	2.0	1		V μA
Clock Frequency		1	•	2000	kHz
Timing Characteristics	See Timing Diagram				
ANALOG COMMON OUTPUT					
Output Impedance	See Note 1	-5	5.0	+5	%
Output Impedance			5.0		Ω
POWER SUPPLIES Supply Voltage Range	Dual Supply	±4		±15	V
ouppry voitage realige	Single Supply	+8		+15	V
Supply Current	Positive		17	28	mA
Power Supply Rejection Ratio	Negative Dual Supply		17 TBD	28	mA dB
Tower Supply rejection reado	Duai Suppiy		עעיי		עט

Specifications subject to change without notice.

<sup>&</sup>lt;sup>1</sup>Analog Common Output is used in single supply applications. It is nominally half the voltage between V+ and V-, e.g.,  $\frac{V+-(V-)}{2}$ .


#### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

Supply Voltage
Dual Supply
Single Supply+18 V
Analog Input Voltage $\pm V_S$
Analog Output Voltage $\dots \pm V_S$
Logic Input Voltage $\pm V_S$
Operating Temperature Range40°C to +85°C
Storage Temperature65°C to +150°C
Junction Temperature $(T_J)$ +150°C
Lead Temperature (Soldering, 60 sec) +300°C

#### THERMAL CHARACTERISTICS

Thermal Resistance<sup>2</sup>

24-Pin Plastic DIP (SSM2160)  $\theta_{10}$ 



60°C/W

#### **ESD RATINGS**

883 (Human Body) Model	 TBD kV
EIAJ Model	 TBD V

#### NOTES

<sup>1</sup>Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $^2\theta_{JA}$  is specified for worst-case conditions, i.e.,  $\theta_{JA}$  is specified for device in socket for P-DIP and device soldered in circuit board for SOIC package.

#### **ORDERING GUIDE**

Model	Temperature Range	Package Option
SSM2160P	-40°C to +85°C	24-Lead Plastic DIP
SSM2160S	$-40^{\circ}$ C to $+85^{\circ}$ C	24-Lead SOL
SSM2160S-REEL	$-40^{\circ}$ C to $+85^{\circ}$ C	24-Lead SOL
SSM2161P	$-40^{\circ}$ C to $+85^{\circ}$ C	20-Lead Plastic DIP
SSM2161S	$-40^{\circ}$ C to $+85^{\circ}$ C	20-Lead SOL
SSM2161S-REEL	$-40^{\circ}$ C to $+85^{\circ}$ C	20-Lead SOL

#### **CAUTION**


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the SSM2160/SSM2161 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




ESD SENSITIVE DEVICE

#### **PIN CONFIGURATIONS**


#### 24-Lead Epoxy DIP and SOIC



### 20-Lead Epoxy DIP and SOIC



REV. A -3-



MASTER DAC:	000000	–127 dB
	1111111	0 dB
		U UB
CHANNEL DACs:	00000	+31 dB
	11111	0 dB





Figure 3. Interface Characteristics, DAC Address/Data Decoding Truth Table

4- REV. A



#### NOTES

- 1. An idle HI (CLK-H) or idle LO (CLK-LO) clock may be used. Data is latched on the negative edge.
- 2. For **SPI** or **microwire** three-wire bus operation, tie  $\overline{LD}$  to  $\overline{WRITE}$  and use  $\overline{WRITE}$  pulse to drive both pins. (This generates an automatic internal  $\overline{LD}$  signal.)
- 3. If an idle HI clock is used,  $t_{CW}$  and  $t_{WL}$  are measured from the final negative transition to the idle state.
- 4. The first data byte selects an address (MSB HI), and subsequent MSB LO states set gain levels. Refer to the Address/Data Decoding Truth Table.
- 5. Data must be sent MSB first.
- 6. The SSM2160/SSM2161 will power up with all channel outputs muted, thus preventing "start-up blasting." To insure a smooth start-up, data should be sent to first initialize the Master DAC, then to set the individual channel DAC levels.

**Table I. Timing Description** 

Timing Symbol	Description	Typical Time (ns)
$t_{CL}$	Input Clock Pulse Width	TBD
$t_{DS}$	Data Setup Time	TBD
$t_{DH}$	Data Hold Time	TBD
$t_{CW}$	Negative CLK-LO Edge to End of Write	TBD
$t_{LW}$	End of Load Pulse to Next Write	TBD
$t_{WD}$	Start of Write to Data	TBD
$t_{WL}$	End of Write to Start of Load	TBD
t <sub>L</sub>	Load Pulse Width	TBD

REV. A \_5\_





Figure 5. SSM2160 Functional Diagram (SSM2161 Same but with Channels 5 and 6 Omitted)

-6- REV. A



To change step sizes: Master DAC: \*Use formula  $R_{\rm M}=1400X/(1\text{-}X)$ : where "X" equal desired step size in dB. Note: Step sizes indicated are approximate.

Figure 7. Typical Application Circuit (Dual Supply)

REV. A -7-