

FEATURES

- Avalanche Rugged Technology
- Rugged Gate Oxide Technology
- Lower Input Capacitance
- Improved Gate Charge
- Extended Safe Operating Area
- Lower Leakage Current : 10 μ A (Max.) @ $V_{DS} = 100V$
- Lower $R_{DS(ON)}$: 0.155 Ω (Typ.)

 $BV_{DSS} = 100 V$ $R_{DS(on)} = 0.2 \Omega$ $I_D = 2.3 A$ **SOT-223****Absolute Maximum Ratings**

Symbol	Characteristic	Value	Units
V_{DSS}	Drain-to-Source Voltage	100	V
I_D	Continuous Drain Current ($T_A=25^\circ C$)	2.3	A
	Continuous Drain Current ($T_A=70^\circ C$)	1.84	
I_{DM}	Drain Current-Pulsed	18	A
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulsed Avalanche Energy	123	mJ
I_{AR}	Avalanche Current	2.3	A
E_{AR}	Repetitive Avalanche Energy	0.24	mJ
dv/dt	Peak Diode Recovery dv/dt	6.5	V/ns
P_D	Total Power Dissipation ($T_A=25^\circ C$) *	2.4	W
	Linear Derating Factor *	0.019	W/ $^\circ C$
T_J, T_{STG}	Operating Junction and Storage Temperature Range	- 55 to +150	$^\circ C$
	Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5-seconds	300	

Thermal Resistance

Symbol	Characteristic	Typ.	Max.	Units
$R_{\Theta JA}$	Junction-to-Ambient *	--	52	$^\circ C/W$

* When mounted on the minimum pad size recommended (PCB Mount).



KERSEMI

IRFM120A

Electrical Characteristics ($T_A=25^\circ\text{C}$ unless otherwise specified)

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
BV_{DSS}	Drain-Source Breakdown Voltage	100	--	--	V	$V_{\text{GS}}=0\text{V}, I_D=250\mu\text{A}$
$\Delta \text{BV}/\Delta T_J$	Breakdown Voltage Temp. Coeff.	--	0.12	--	V/ $^\circ\text{C}$	$I_D=250\mu\text{A}$ See Fig 7
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	2.0	--	4.0	V	$V_{\text{DS}}=5\text{V}, I_D=250\mu\text{A}$
I_{GSS}	Gate-Source Leakage , Forward	--	--	100	nA	$V_{\text{GS}}=20\text{V}$
	Gate-Source Leakage , Reverse	--	--	-100		$V_{\text{GS}}=-20\text{V}$
I_{DSS}	Drain-to-Source Leakage Current	--	--	1	μA	$V_{\text{DS}}=30\text{V}$ (6)
		--	--	10		$V_{\text{DS}}=100\text{V}$
		--	--	100		$V_{\text{DS}}=80\text{V}, T_A=125^\circ\text{C}$
$R_{\text{DS(on)}}$	Static Drain-Source On-State Resistance	--	--	0.2	Ω	$V_{\text{GS}}=10\text{V}, I_D=1.15\text{A}$ (4)
g_{fs}	Forward Transconductance	--	3.12	--	S	$V_{\text{DS}}=40\text{V}, I_D=1.15\text{A}$ (4)
C_{iss}	Input Capacitance	--	370	480	pF	$V_{\text{GS}}=0\text{V}, V_{\text{DS}}=25\text{V}, f=1\text{MHz}$ See Fig 5
C_{oss}	Output Capacitance	--	95	110		
C_{rss}	Reverse Transfer Capacitance	--	38	45		
$t_{\text{d(on)}}$	Turn-On Delay Time	--	14	40	ns	$V_{\text{DD}}=50\text{V}, I_D=9.2\text{A}, R_G=18\Omega$ See Fig 13 (4) (5)
t_r	Rise Time	--	14	40		
$t_{\text{d(off)}}$	Turn-Off Delay Time	--	36	90		
t_f	Fall Time	--	28	70		
Q_g	Total Gate Charge	--	16	22	nC	$V_{\text{DS}}=80\text{V}, V_{\text{GS}}=10\text{V}, I_D=9.2\text{A}$ See Fig 6 & Fig 12 (4) (5)
Q_{gs}	Gate-Source Charge	--	2.7	--		
Q_{gd}	Gate-Drain("Miller") Charge	--	7.8	--		

Source-Drain Diode Ratings and Characteristics

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
I_S	Continuous Source Current	--	--	2.3	A	Integral reverse pn-diode in the MOSFET
I_{SM}	Pulsed-Source Current (1)	--	--	18		
V_{SD}	Diode Forward Voltage (4)	--	--	1.5	V	$T_J=25^\circ\text{C}, I_S=2.3\text{A}, V_{\text{GS}}=0\text{V}$
t_{rr}	Reverse Recovery Time	--	98	--	ns	$T_J=25^\circ\text{C}, I_F=9.2\text{A}$ $dI_F/dt=100\text{A}/\mu\text{s}$ (4)
Q_{rr}	Reverse Recovery Charge	--	0.34	--	μC	

Notes :

(1) Repetitive Rating : Pulse Width Limited by Maximum Junction Temperature

(2) $L=35\text{mH}, I_{AS}=2.3\text{A}, V_{\text{DD}}=25\text{V}, R_G=27\Omega$, Starting $T_J=25^\circ\text{C}$ (3) $I_{\text{SD}} \leq 9.2\text{A}, di/dt \leq 300\text{A}/\mu\text{s}, V_{\text{DD}} \leq \text{BV}_{\text{DSS}}$, Starting $T_J=25^\circ\text{C}$ (4) Pulse Test : Pulse Width = $250\mu\text{s}$, Duty Cycle $\leq 2\%$

(5) Essentially Independent of Operating Temperature

(6) Adjusted for Cisco







Fig 1. Output Characteristics

Fig 2. Transfer Characteristics

Fig 3. On-Resistance vs. Drain Current

Fig 4. Source-Drain Diode Forward Voltage

Fig 5. Capacitance vs. Drain-Source Voltage

Fig 6. Gate Charge vs. Gate-Source Voltage







Fig 7. Breakdown Voltage vs. Temperature

Fig 8. On-Resistance vs. Temperature

Fig 9. Max. Safe Operating Area

Fig 10. Max. Drain Current vs. Ambient Temperature

Fig 11. Thermal Response





Fig 12. Gate Charge Test Circuit & Waveform

Fig 13. Resistive Switching Test Circuit & Waveforms

Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms


Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms
