


# LOGIC/DELAY PROCESSOR

LAS-4820



## FEATURES

- Programmable delay functions for noise immunity
- Undervoltage lockout
- SMD, & Plastic DIP packages
- Uncommitted operational amplifier with analog and digital output
- Two external inputs
- 5 status outputs for Power On Clear, Power Down Imminent, Overvoltage, Undervoltage and Power Good Status
- Guaranteed specifications over temperature

## DESCRIPTION

The LAS-4820 is a high performance monolithic integrated circuit—logic/delay processor, designed for accepting logic signals from the LAS-4810 Primary Input Comparator I.C. and logic signals from an output voltage monitoring I.C. such as a UN8130LW or a UC3544. Included in the device are independent delay programming for the POC, PDI, OV and UV signals for noise immunity, and 2 external inputs for additional signal monitoring, an uncommitted operational amplifier with an analog output, and an inverted digital output. The device also incorporates a POWER GOOD status output, providing the user an overall "system status" output.

The LAS-4820 is available in 3 packages — surface mount, plastic DIP and hermetic CERDIP.


## ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	VALUE	UNITS
Input Voltage	$V_S$	32	Volts
Input Voltage	$V_{CC}$	36	Volts
Output Sink Current POC, PDI, UV, OV, POWER GOOD, OUT, OUT	$I_{SK}$	10	mA
Output Collector Voltage	$V_C$	32	Volts
Input Voltage PDI/POC, HL/LL, OV, UV	$V_{IN}$	5	Volts
Ext Inputs 1, 2, +IN, -IN	$E_{IN}$	32	Volts
Reference Input Voltage		6	Volts
Ambient Operating Temperature Range			
SMD		0-70	°C
Plastic DIP		0-70	°C
CERDIP		-55-125	°C
Thermal Resistance Junction to Ambient $\theta_{JA}$			
SMD		75	°C/W
Plastic DIP		65	°C/W
CERDIP		65	°C/W
Storage Temperature Range All Packages		-65-150	°C
Lead Temperature (Soldering, 10 seconds)		260	°C

## DEVICE SELECTION GUIDE

DEVICE	PACKAGE
LAS-4820S	Surface mounted device
LAS-4820P	Plastic DIP
LAS-4820L	CERDIP

## BLOCK DIAGRAM (simplified)



LAS-4820

## LOGIC/DELAY PROCESSOR

## ELECTRICAL CHARACTERISTICS

Test conditions: <sup>(1)</sup>V<sub>SS</sub> = 15V, V<sub>CC</sub> = 5V, V<sub>REF</sub> = 2.5, unless otherwise specified.

Parameter	Symbol	Test Conditions	Min.	Typ	Max.	Units
<b>INPUT CHARACTERISTICS</b>						
Hysteresis (All Inputs)				10		mV
POC/PDI Logic	Low High		3.0		1.0	Volts Volts
Clamp Source Current	V <sub>CL</sub>		4.7 65			Volts uA
HL/LL Logic	Low High		3.0		1.0	Volts Volts
Clamp Source Current	V <sub>CL</sub>		4.7 65			Volts uA
UV/OV Logic	Low High		3.0		1.0	Volts Volts
V <sub>S</sub> Range			11.7		32	Volts
V <sub>CC</sub> Range			2		36	Volts
Undervoltage Lockout Trip Voltage Reset Voltage	V <sub>T</sub> V <sub>R</sub>		11.7		10.3	Volts Volts
<b>EXTERNAL INPUTS</b>						
Input High	V <sub>EXT-IN HI</sub>				2.0	Volts
Input Low	V <sub>EXT-IN LOW</sub>		0.4			Volts
<b>DELAYS</b>						
Source Current	IS		100		300	uA
Logic Delay	LD	C = 1 uFD		15		mSec
Quiescent Current	VCC IQ	VCC = 2 to 36V		3.0	5	mA
VREF IQ Input	VR IQ VS IQ VS IQ	V = 2.5 VS below UV lockout VS above UV lockout		2.7	4 2 10	mA mA mA
<b>STATUS OUTPUTS PDI, POC, UV, OV, Power Good, OUT, OUT</b>						
Saturation Voltage	VS	I = 10mA		0.5	0.7	Volts
<b>OPERATIONAL AMPLIFIER</b>						
Input offset voltage				5	15	mV
Input bias current				100	360	uA
Open loop gain		V C.M. = 0 to +VS - 2.0V		60		dB
CMRR				60		dB
PSRR				60		dB
Unity gain frequency		TA = 25°C		1.2		MHz
Slew rate				1		V/uSec
Short circuit current				50		mA
Output voltage swing						
Positive			14			Volts
Negative					100	mV
Inverted output		I = 10ma				
Saturated Voltage				200	500	mV


<sup>(1)</sup> T<sub>A</sub> = 0°C-70°C (LAS-4820S, P); T<sub>A</sub> = -55°C to 125°C (LAS-4820L)

19

# LOGIC/DELAY PROCESSOR

LAS-4820

## BLOCK DIAGRAM



### LAS-4820 Inputs versus Status Output Functions


- PDI/POC:** Input logic high for POC and a high line input fault.  
Input logic low for PDI and a low line input fault.
- LL/HL:** Input logic high for either low line or a high line input fault.
- U.V.:** Input logic low for a U.V. output fault.
- O.V.:** Input logic low for a O.V. output fault.
- EXT 1, 2:** Input logic low for other faults.

LAS-4820


LOGIC/DELAY PROCESSOR

DEVICE OUTLINE




LAS-4820S



LAS-4820P



LAS-4820L



- 1—PDI Delay
- 2—VCC
- 3—NC
- 4—UV
- 5—VREF-IN
- 6—PDI
- 7—POC
- 8—OV
- 9—POWER GOOD
- 10—EXT 1
- 11—EXT 2
- 12—VS
- 13—+ IN
- 14—- IN
- 15—OUT
- 16—OUT
- 17—GND
- 18—NC
- 19—OV Delay
- 20—LL/HL
- 21—PDI/POC
- 22—NC
- 23—NC
- 24—OV IN
- 25—UV IN
- 26—NC
- 27—UV Delay
- 28—POC Delay

- 1— $\bar{UV}$
- 2—VREF IN
- 3— $\bar{PDI}$
- 4—POC
- 5—OV
- 6—POWER GOOD
- 7—EXT 1
- 8—EXT 2
- 9—VS
- 10—+ IN
- 11—- IN
- 12—OUT
- 13—OUT
- 14—Gnd
- 15—OV Delay
- 16—NC
- 17—LL/HL
- 18—PDI/POC
- 19—OV IN
- 20—UV IN
- 21—UV Delay
- 22—POC Delay
- 23—PDI Relay
- 24—VCC

- 1— $\bar{UV}$
- 2—VREF IN
- 3— $\bar{PDI}$
- 4—POC
- 5—OV
- 6—POWER GOOD
- 7—EXT 1
- 8—EXT 2
- 9—VS
- 10—+ IN
- 11—- IN
- 12—OUT
- 13—OUT
- 14—GND
- 15—OV Delay
- 16—NC
- 17—LL/HL
- 18—PDI/POC
- 19—OV IN
- 20—UV IN
- 21—UV Delay
- 22—POC Delay
- 23—PDI Relay
- 24—VCC

NOTE: All dimensions are in inches.