

Nell High Power Products

N-Channel Power MOSFET (18A, 200Volts)


DESCRIPTION

The Nell **IRF640** are N-channel enhancement mode silicon gate power field effect transistors.

They are designed, tested and guaranteed to withstand level of energy in breakdown avalanche mode of operation.

They are designed as an extremely efficient and reliable device for use in a wide variety of applications such as switching regulators, convertors, motor drivers and drivers for high power bipolar switching transistors requiring high speed and low gate drive power.


These transistors can be operated directly from integrated circuits.



FEATURES

- $R_{DS(ON)} = 0.180\Omega @ V_{GS} = 10V$
- Ultra low gate charge(63nC max.)
- Low reverse transfer capacitance ($C_{RSS} = 91pF$ typical)
- Fast switching capability
- 100% avalanche energy specified
- Improved dv/dt capability
- 150°C operation temperature

PRODUCT SUMMARY	
I_D (A)	18
V_{DSS} (V)	200
$R_{DS(ON)}$ (Ω)	0.180 @ $V_{GS} = 10V$
Q_G (nC) max.	63



ABSOLUTE MAXIMUM RATINGS (T _C = 25°C unless otherwise specified)				
SYMBOL	PARAMETER	TEST CONDITIONS	VALUE	UNIT
V_{DSS}	Drain to Source voltage(Note 1)	$T_J=25^\circ C$ to $150^\circ C$	200	
V_{DGR}	Drain to Gate voltage	$R_{GS}=20K\Omega$	200	V
V_{GS}	Gate to Source voltage		± 20	
I_D	Continuous Drain Current	$V_{GS}=10V, T_C=25^\circ C$	18	A
		$V_{GS}=10V, T_C=100^\circ C$	11	
I_{DM}	Pulsed Drain current (Note 1)		72	
I_{AR}	Repetitive avalanche current (Note 1)		18	
E_{AR}	Repetitive avalanche energy(Note 1)	$I_{AR}=18A, R_{GS}=50\Omega, V_{GS}=10V$	13	mJ
E_{AS}	Single pulse avalanche energy (Note 2)	$I_{AS}=18A, L=2.7mH$	580	mJ
dv/dt	Peak diode recovery dv/dt (Note 3)		5	V /ns
P_D	Total power dissipation	$T_C=25^\circ C$	125	W
	Derating factor above $25^\circ C$		0.98	W / °C
T_J	Operation junction temperature		-55 to 150	
T_{STG}	Storage temperature		-55 to 150	°C
T_L	Maximum soldering temperature, for 10 seconds	1.6mm from case	300	
	Mounting torque, #6-32 or M3 screw		10 (1.1)	lbf·in (N·m)

Note: 1. Repetitive rating: pulse width limited by junction temperature.

2. $V_{DD}=50V, L=2.7mH, I_{AS}=18A, R_{GS}=50\Omega$, starting $T_J=25^\circ C$

3. $I_{SD} \leq 18A$, $di/dt \leq 150A/\mu s$, $V_{DD} \leq V_{(BR)DSS}$, $T_J \leq 150^\circ C$.

THERMAL RESISTANCE						
SYMBOL	PARAMETER		Min.	Typ.	Max.	UNIT
$R_{th(j-c)}$	Thermal resistance, junction to case	$R_{th(c-s)}$ $R_{th(j-a)}$			1.0	°C/W
$R_{th(c-s)}$	Thermal resistance, case to heatsink			0.5		
$R_{th(j-a)}$	Thermal resistance, junction to ambient				60	

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise specified)						
SYMBOL	PARAMETER	TEST CONDITIONS	Min.	Typ.	Max.	UNIT
$V_{(BR)DSS}$	Drain to source breakdown voltage	$V_{GS} = 0V, I_D = 250\mu\text{A}$	200			V
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown voltage temperature coefficient	$I_D = 1\text{mA}$, referenced to 25°C		0.29		$^\circ\text{C}/\text{C}$
I_{DSS}	Drain to source leakage current	$V_{DS}=200\text{V}, V_{GS}=0\text{V}$	$T_C = 25^\circ\text{C}$		25	μA
		$V_{DS}=160\text{V}, V_{GS}=0\text{V}$			250	
I_{GSS}	Gate to source forward leakage current	$V_{GS} = 20\text{V}, V_{DS} = 0\text{V}$			100	nA
	Gate to source reverse leakage current	$V_{GS} = -20\text{V}, V_{DS} = 0\text{V}$			-100	
$R_{DS(\text{ON})}$	Static drain to source on-state resistance	$V_{GS} = 10\text{V}, I_D = 11\text{A}$ (Note 1)		0.15	0.18	Ω
$V_{GS(\text{TH})}$	Gate threshold voltage	$V_{GS}=V_{DS}, I_D=250\mu\text{A}$	2		4	V
g_{fs}	Forward transconductance	$V_{DS}=50\text{V}, I_D=11\text{A}$	6.7			S
C_{ISS}	Input capacitance	$V_{DS} = 25\text{V}, V_{GS} = 0\text{V}, f = 1\text{MHz}$			1300	pF
C_{OSS}	Output capacitance				430	
C_{RSS}	Reverse transfer capacitance				130	
$t_{d(\text{ON})}$	Turn-on delay time	$V_{DD} = 100\text{V}, I_D = 18\text{A}, R_D = 5.4\Omega, V_{GS} = 10\text{V}, R_G = 9.1\Omega$ (Note 1)		12		ns
t_r	Rise time			50		
$t_{d(\text{OFF})}$	Turn-off delay time			45		
t_f	Fall time			35		
L_D	Internal drain inductance	Between lead, 6mm from package and center of die		4.5		nH
L_S	Internal source inductance			7.5		
Q_G	Total gate charge	$V_{DS} = 160\text{V}, V_{GS} = 10\text{V}, I_D = 18\text{A}$			70	nC
Q_{GS}	Gate to source charge				12	
Q_{GD}	Gate to drain charge (Miller charge)				40	

SOURCE TO DRAIN DIODE RATINGS AND CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise specified)						
SYMBOL	PARAMETER	TEST CONDITIONS	Min.	Typ.	Max.	UNIT
V_{SD}	Diode forward voltage	$I_{SD} = 18\text{A}, V_{GS} = 0\text{V}$			2	V
$I_s(I_{SD})$	Continuous source to drain current	Integral reverse P-N junction diode in the MOSFET			18	A
I_{SM}	Pulsed source current				72	
t_{rr}	Reverse recovery time	$I_{SD} = 18\text{A}, V_{GS} = 0\text{V}, dI_F/dt = 100\text{A}/\mu\text{s}$		300	610	ns
Q_{rr}	Reverse recovery charge			3.4	7	μC
t_{ON}	Forward turn-on time	Intrinsic turn-on time is negligible (turn-on is dominated by $LS+LD$)				

Note: 1. Pulse test: Pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.











ORDERING INFORMATION SCHEME

**Fig.1 Typical output characteristics,
 $T_C=25^\circ\text{C}$**

Fig.2 Typical transfer characteristics

**Fig.3 Typical output characteristics,
 $T_C=150^\circ\text{C}$**

Fig.4 Normalized On-Resistance vs. Temperature


Fig.5 Typical capacitance vs. Drain-to-Source voltage

Fig.6 Typical source-drain diode forward voltage

Fig.7 Typical gate charge vs. gate-to-source voltage

Fig.8 Maximum safe operating area

Fig.9 Maximum drain current vs. Case temperature


**Fig.10 Maximum effective transient thermal impedance,
Junction-to-Case**




Fig.11a. Switching time test circuit




Fig.11b. Switching time waveforms




Fig.12a. Unclamped Inductive test circuit





Fig.12b. Unclamped Inductive waveforms



**Fig.12c. Maximum avalanche energy vs.
Drain current**




Fig.13a. Basic gate charge waveform




Fig.13b. Gate charge test circuit









Fig.14 Peak diode recovery dv/dt test circuit for N-Channel MOSFET



Case Style

TO-220AB

TO-263(D²PAK)


All dimensions in millimeters(inches)