



FEATURES 128K x 8 MRAM

- 3.3 Volt power supply
- Fast 35 ns read/write cycle
- SRAM compatible timing
- · Native non-volatility
- · Unlimited read & write endurance
- Data always non-volatile for >20-years at temperature
- Commercial and industrial temperatures
- RoHS-Compliant TSOPII, BGA and SOIC packages

### **BENEFITS**

- One memory replaces FLASH, SRAM, EEPROM and BBSRAM in system for simpler, more efficient design
- Improves reliability by replacing battery-backed SRAM

#### INTRODUCTION

The MR0A08B is a 1,048,576-bit magnetoresistive random access memory (MRAM) device organized as 131,072 words of 8 bits. The MR0A08B offers SRAM compatible 35 ns read/write timing with unlimited endurance.



Data is always non-volatile for greater than 20-years. Data is automatically protected on power loss by low-voltage inhibit circuitry to prevent writes with voltage out of specification. The MR0A08B is the ideal memory solution for applications that must permanently store and retrieve critical data and programs quickly.

The MROA08B is available in small footprint 400-mil, 44-lead plastic small-outline TSOP type-II package, 8 mm x 8 mm, 48-pin ball grid array (BGA) package with 0.75 mm ball centers or a 32-lead SOIC package. These packages are compatible with similar low-power SRAM products and other non-volatile RAM products.

The MR0A08B provides highly reliable data storage over a wide range of temperatures. The product is offered with commercial temperature (0 to +70 °C) and industrial temperature (-40 to +85 °C).

#### **CONTENTS**

1. DEVICE PIN ASSIGNMENT	2
2. ELECTRICAL SPECIFICATIONS	4
3. TIMING SPECIFICATIONS	7
4. ORDERING INFORMATION	12
5. MECHANICAL DRAWING	13
6. REVISION HISTORY	16
How to Reach Us	16







# 1. DEVICE PIN ASSIGNMENT

OUTPUT  $\overline{\mathsf{G}}$ **ENABLE OUTPUT ENABLE BUFFER** A[16:0] **ADDRESS** 10 ROW **BUFFER** COLUMN DECODER DECODER CHIP Ē OUTPUT 8 8, SENSE **ENABLE BUFFER BUFFER AMPS** 128k x 8 BIT **MEMORY** WRITE  $\overline{\mathsf{W}}$ ARRAY **ENABLE FINAL BUFFER** WRITE WRITE - DQ[7:0] DRIVER **DRIVERS** 

Figure 1.1 Block Diagram

**Table 1.1 Pin Functions** 

WRITE ENABLE

Signal Name	Function
Α	Address Input
Ē	Chip Enable
W	Write Enable
G	Output Enable
DQ	Data I/O
V <sub>DD</sub>	Power Supply
V <sub>ss</sub>	Ground
DC	Do Not Connect
NC	No Connection

DC 🖂 1 🔘 44 <u>□</u> DC DC □ 1 ∩  $\supset V_{DD}$ NC <u></u>2 43 NC  $\left(A_{2}\right)$  $\left[A_{\scriptscriptstyle 0}\right]$  $\left(A_{1}\right)$ (G) DC) (DC)  $\supset$  A<sub>15</sub> 2 31 42 \_\_\_\_DC A<sub>14</sub> = 3  $\supset$  NC 30 A<sub>1</sub> 🖂 4 41 \_\_\_\_NC (DC) (DC) A<sub>12</sub> 🖂 4 ightharpoons29 (NC 39 \_\_\_\_ A<sub>16</sub> (NC) $(DQ_4)$  $A_3 \square 6$ ├─ A<sub>13</sub> 28 A₄ □ 7 38 \_\_\_\_A<sub>15</sub> **□** A<sub>8</sub> (DQ<sub>1</sub>)  $\left(A_{7}\right)$  $\left(V_{DD}\right)$ 37 <u></u> □ <u>G</u> Ē □ 8 36 DQ7 DQ0 □ 9 ├─ A<sub>9</sub> (DQ (DQ<sub>2</sub>) (dc)V<sub>DD</sub>  $\left(V_{ss}\right)$ DQ1 10 35 DQ6 □ A<sub>11</sub> 25 34 **□ □ V**<sub>ss</sub>  $\left(DQ_{\gamma}\right)$ (DQ<sub>3</sub> (NC)(NC)24 33 **V**DD DQ2 13 32 DQ5 A<sub>2</sub> 🖂 10 □ A<sub>10</sub> 23  $\left(A_{13}\right)$ G (NC)(NC)(NC DQ3 14 31 DO4 ├— Ē  $A_1 = 11$ ₩ 🖂 15 30 DC A<sub>8</sub> NC) (NC) Н A<sub>5</sub> 🖂 16 21 DQ<sub>7</sub> 29 A<sub>14</sub>  $A_0 = \Box$ A<sub>6</sub> 17 28 🖂 A<sub>13</sub>  $DQ_0 = \Box$  $\triangleright$  DQ<sub>6</sub> 13 20 A<sub>7</sub> \_\_\_\_\_18 27  $\square$  A<sub>12</sub>  $\supset$  DQ<sub>5</sub>  $DQ_1 \subset \Box$ 19 26 MA<sub>11</sub> A<sub>8</sub> 🖂 19 A<sub>9</sub> \_\_\_\_\_20 25 MA<sub>10</sub>  $DQ_2 = \Box$ 15  $\supset$  DQ<sub>4</sub> DC 🖂 21 24 DC  $\supset DQ_3$ V<sub>SS</sub>  $\sqsubset$ 17 DC 122 23 DC

Figure 1.2 Pin Diagrams for Available Packages (Top View)

44 Pin TSOP II 32 Pin SOIC 48 Pin FBGA

**Table 1.2 Operating Modes** 

ǹ	$\overline{G}^1$	$\overline{\mathbf{W}}^{1}$	Mode	V <sub>DD</sub> Current	DQ[7:0] <sup>2</sup>
Н	Х	Χ	Not selected	<sub>SB1</sub> ,   <sub>SB2</sub>	Hi-Z
L	Н	Н	Output disabled	l <sub>DDR</sub>	Hi-Z
L	L	Н	Byte Read	l <sub>DDR</sub>	$D_Out$
L	X	L	Byte Write	l <sub>DDW</sub>	D <sub>in</sub>

 $<sup>^{1}</sup>$  H = high, L = low, X = don't care

<sup>&</sup>lt;sup>2</sup> Hi-Z = high impedance

### 2. ELECTRICAL SPECIFICATIONS

## **Absolute Maximum Ratings**

This device contains circuitry to protect the inputs against damage caused by high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage greater than maximum rated voltages to these high-impedance (Hi-Z) circuits.

The device also contains protection against external magnetic fields. Precautions should be taken to avoid application of any magnetic field more intense than the maximum field intensity specified in the maximum ratings.

Table 2.1 Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Value	Unit
Supply voltage <sup>2</sup>	V <sub>DD</sub>	-0.5 to 4.0	V
Voltage on any pin <sup>2</sup>	V <sub>IN</sub>	$-0.5 \text{ to V}_{DD} + 0.5$	V
Output current per pin	I <sub>OUT</sub>	±20	mA
Package power dissipation	P <sub>D</sub>	0.600	W
Temperature under bias MR0A08B (Commercial) MR0A08BC (Industrial)	T <sub>BIAS</sub>	-10 to 85 -45 to 95	°C
Storage Temperature	T <sub>stg</sub>	-55 to 150	°C
Lead temperature during solder (3 minute max)	$T_{Lead}$	260	°C
Maximum magnetic field during write MR0A08B (All Temperatures)	H <sub>max_write</sub>	2000	A/m
Maximum magnetic field during read or standby	H <sub>max_read</sub>	8000	A/m

Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to recommended operating conditions. Exposure to excessive voltages or magnetic fields could affect device reliability.

 $<sup>^{\</sup>rm 2}\,$  All voltages are referenced to  $\rm V_{\rm ss}.$ 

<sup>&</sup>lt;sup>3</sup> Power dissipation capability depends on package characteristics and use environment.

Parameter	Symbol	Min	Typical	Max	Unit
Power supply voltage	$V_{_{\mathrm{DD}}}$	3.0 i	3.3	3.6	V
Write inhibit voltage	V <sub>wi</sub>	2.5	2.7	3.0 i	V
Input high voltage	V <sub>IH</sub>	2.2	-	V <sub>DD</sub> + 0.3 ii	V
Input low voltage	V <sub>IL</sub>	-0.5 <sup>iii</sup>	-	0.8	V
Temperature under bias MR0A08B (Commercial) MR0A08BC (Industrial)	T <sub>A</sub>	0 -40		70 85	°C

**Table 2.2 Operating Conditions** 

### **Power Up and Power Down Sequencing**

MRAM is protected from write operations whenever  $V_{DD}$  is less than  $V_{WI}$ . As soon as  $V_{DD}$  exceeds  $V_{DD}$  (min), there is a startup time of 2 ms before read or write operations can start. This time allows memory power supplies to stabilize.

The  $\overline{E}$  and  $\overline{W}$  control signals should track  $V_{DD}$  on power up to  $V_{DD}^{-}$  0.2 V or  $V_{IH}$  (whichever is lower) and remain high for the startup time. In most systems, this means that these signals should be pulled up with a resistor so that signal remains high if the driving signal is Hi-Z during power up. Any logic that drives  $\overline{E}$  and  $\overline{W}$  should hold the signals high with a power-on reset signal for longer than the startup time.

During power loss or brownout where  $V_{DD}$  goes below  $V_{WI}$ , writes are protected and a startup time must be observed when power returns above  $V_{DD}$  (min).




Figure 2.1 Power Up and Power Down Diagram

<sup>&</sup>lt;sup>1</sup> There is a 2 ms startup time once  $V_{DD}$  exceeds  $V_{DD}$  (max). See **Power Up and Power Down Sequencing** below.

 $<sup>^{</sup>ii} \quad V_{IH}(max) = V_{DD} + 0.3 \ V_{DC}; \ V_{IH}(max) = V_{DD} + 2.0 \ V_{AC} \ (pulse \ width \leq 10 \ ns) \ for \ I \leq 20.0 \ mA.$ 

iii  $V_{II}(min) = -0.5 V_{DC}$ ;  $V_{II}(min) = -2.0 V_{AC}$  (pulse width  $\leq 10$  ns) for  $I \leq 20.0$  mA.

**Table 2.3 DC Characteristics** 

Parameter	Symbol	Min	Typical	Max	Unit
Input leakage current	l <sub>lkg(l)</sub>	-	-	±1	μΑ
Output leakage current	I <sub>lkg(O)</sub>	-	-	±1	μΑ
Output low voltage $(I_{OL} = +4 \text{ mA})$ $(I_{OL} = +100 \mu\text{A})$	V <sub>OL</sub>	-	-	0.4 V <sub>ss</sub> + 0.2	V
Output high voltage $(I_{OL} = -4 \text{ mA})$ $(I_{OL} = -100 \mu\text{A})$	V <sub>OH</sub>	2.4 V <sub>DD</sub> - 0.2	-	-	V

**Table 2.4 Power Supply Characteristics** 

Parameter	Symbol	Typical	Max	Unit
AC active supply current - read modes <sup>1</sup> (I <sub>OUT</sub> = 0 mA, V <sub>DD</sub> = max)	I <sub>DDR</sub>	25	30	mA
AC active supply current - write modes <sup>1</sup> (V <sub>DD</sub> = max) MR0A08B (Commercial) MR0A08BC (Industrial)	I <sub>DDW</sub>	55 55	65 70	mA
AC standby current $(V_{DD} = max, \overline{E} = V_{IH})$ no other restrictions on other inputs	I <sub>SB1</sub>	6	7	mA
CMOS standby current $ \begin{array}{l} (E \geq V_{_{DD}} \text{ - } 0.2 \text{ V and } V_{_{In}} \leq V_{_{SS}} + 0.2 \text{ V or } \geq V_{_{DD}} \text{ - } 0.2 \text{ V}) \\ (\overline{V}_{_{DD}} = \text{max, } f = 0 \text{ MHz}) \end{array} $	I <sub>SB2</sub>	5	6	mA

<sup>&</sup>lt;sup>1</sup> All active current measurements are measured with one address transition per cycle and at minimum cycle time.

## 3. TIMING SPECIFICATIONS

Table 3.1 Capacitance<sup>1</sup>


Parameter	Symbol	Typical	Max	Unit
Address input capacitance	C <sub>In</sub>	-	6	pF
Control input capacitance	C <sub>In</sub>	-	6	pF
Input/Output capacitance	C <sub>I/O</sub>	-	8	pF

 $<sup>^1~</sup>$  f = 1.0 MHz, dV = 3.0 V,  $\rm T_A$  = 25 °C, periodically sampled rather than 100% tested.


**Table 3.2 AC Measurement Conditions** 

Parameter	Value	Unit
Logic input timing measurement reference level	1.5	V
Logic output timing measurement reference level	1.5	V
Logic input pulse levels	0 or 3.0	V
Input rise/fall time	2	ns
Output load for low and high impedance parameters		3.1
Output load for all other timing parameters See Figure 3		3.2

Figure 3.1 Output Load Test Low and High



**Figure 3.2 Output Load Test All Others** 




#### **Read Mode**

Table 3.3 Read Cycle Timing<sup>1</sup>

Parameter	Symbol	Min	Max	Unit			
Read cycle time	t <sub>AVAV</sub>	35	-	ns			
Address access time	t <sub>AVQV</sub>	-	35	ns			
Enable access time <sup>2</sup>	t <sub>ELQV</sub>	-	35	ns			
Output enable access time	t <sub>GLQV</sub>	-	15	ns			
Output hold from address change	t <sub>AXQX</sub>	3	-	ns			
Enable low to output active <sup>3</sup>	t <sub>ELQX</sub>	3	-	ns			
Output enable low to output active <sup>3</sup>	t <sub>GLQX</sub>	0	-	ns			
Enable high to output Hi-Z <sup>3</sup>	t <sub>EHQZ</sub>	0	15	ns			
Output enable high to output Hi-Z <sup>3</sup>	t <sub>GHQZ</sub>	0	10	ns			


 $<sup>\</sup>overline{W}$  is high for read cycle. Power supplies must be properly grounded and decoupled, and bus contention conditions must be minimized or eliminated during read or write cycles.

Figure 3.3A Read Cycle 1



Note: Device is continuously selected ( $\overline{E} \le V_{IL}$ ,  $\overline{G} \le V_{IL}$ ).

Figure 3.3B Read Cycle 2



<sup>&</sup>lt;sup>2</sup> Addresses valid before or at the same time  $\overline{E}$  goes low.

 $<sup>^3</sup>$  This parameter is sampled and not 100% tested. Transition is measured  $\pm 200$  mV from the steady-state voltage.

Table 3.4 Write Cycle Timing 1 (W Controlled)

Table 3.4 Write Cycle Hilling I (W Controlled)							
Parameter	Symbol	Min	Max	Unit			
Write cycle time <sup>2</sup>	t <sub>AVAV</sub>	35	-	ns			
Address set-up time	t <sub>AVWL</sub>	0	-	ns			
Address valid to end of write ( $\overline{G}$ high)	t <sub>AVWH</sub>	18	-	ns			
Address valid to end of write $(\overline{\overline{G}} \text{ low})$	t <sub>AVWH</sub>	20	-	ns			
Write pulse width ( $\overline{G}$ high)	t <sub>wlwh</sub>	15	-	ns			
Write pulse width ( $\overline{G}$ low)	t <sub>wlwh</sub>	15	-	ns			
Data valid to end of write	t <sub>DVWH</sub>	10	-	ns			
Data hold time	t <sub>whdx</sub>	0	-	ns			
Write low to data Hi-Z <sup>3</sup>	t <sub>wLQZ</sub>	0	12	ns			
Write high to output active <sup>3</sup>	t <sub>whQX</sub>	3	-	ns			
Write recovery time	t <sub>whax</sub>	12	-	ns			

All write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If G goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$  or  $\overline{E}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between E being asserted low in one cycle to E being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

- <sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.
- <sup>3</sup> This parameter is sampled and not 100% tested. Transition is measured ±200 mV from the steady-state voltage. At any given voltage or temperate,  $t_{WLOZ}(max) < t_{WHOX}(min)$

Figure 3.4 Write Cycle Timing 1 (W Controlled)

A (ADDRESS) E (CHIP ENABLE)




Table 3.5 Write Cycle Timing 2 (E Controlled)<sup>1</sup>

Parameter	Symbol	Min	Max	Unit
Write cycle time <sup>2</sup>	t <sub>AVAV</sub>	35	-	ns
Address set-up time	t <sub>AVEL</sub>	0	-	ns
Address valid to end of write ( $\overline{G}$ high)	t <sub>AVEH</sub>	18	-	ns
Address valid to end of write $(\overline{\overline{G}} \text{ low})$	t <sub>AVEH</sub>	20	-	ns
Enable to end of write ( $\overline{G}$ high)	t <sub>ELEH</sub>	15	-	ns
Enable to end of write $(\overline{\overline{G}} \text{ low})^3$	t <sub>ELEH</sub> t <sub>ELWH</sub>	15	-	ns
Data valid to end of write	t <sub>DVEH</sub>	10	-	ns
Data hold time	t <sub>EHDX</sub>	0	-	ns
Write recovery time	t <sub>EHAX</sub>	12	-	ns

All write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after W goes low, the output will remain in a high impedance state. After  $\overline{W}$  or  $\overline{E}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between  $\overline{E}$  being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

- <sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.
- If  $\overline{E}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high-impedance state. If  $\overline{E}$  goes high at the same time or before  $\overline{W}$  goes high, the output will remain in a high-impedance state.

Figure 3.5 Write Cycle Timing 2 (E Controlled)





Table 3.6 Write Cycle Timing 3 (Shortened  $t_{WHAY}$ ,  $\overline{W}$  and  $\overline{E}$  Controlled)<sup>1</sup>

Parameter	Symbol	ymbol Min		Unit	
Write cycle time <sup>2</sup>	t <sub>AVAV</sub>	35	-	ns	
Address set-up time	t <sub>AVWL</sub>	0	-	ns	
Address valid to end of write (G high)	t <sub>AVWH</sub>	18	-	ns	
Address valid to end of write $(\overline{\overline{G}} \text{ low})$	t <sub>AVWH</sub>	20	-	ns	
Write pulse width	t <sub>wlwh</sub> t <sub>wleh</sub>	15	-	ns	
Data valid to end of write	t <sub>DVWH</sub>	10	-	ns	
Data hold time	t <sub>whdx</sub>	0	-	ns	
Enable recovery time	t <sub>EHAX</sub>	-2	-	ns	
Write recovery time <sup>3</sup>	t <sub>whax</sub>	6	-	ns	
Write to enable recovery time <sup>3</sup>	t <sub>whel</sub>	12	-	ns	


All write occurs during the overlap of  $\overline{E}$  low and  $\overline{W}$  low. Power supplies must be properly grounded and decoupled and bus contention conditions must be minimized or eliminated during read and write cycles. If  $\overline{G}$  goes low at the same time or after  $\overline{W}$  goes low, the output will remain in a high impedance state. After  $\overline{W}$ , or  $\overline{E}$  has been brought high, the signal must remain in steady-state high for a minimum of 2 ns. The minimum time between E being asserted low in one cycle to  $\overline{E}$  being asserted low in a subsequent cycle is the same as the minimum cycle time allowed for the device.

- <sup>2</sup> All write cycle timings are referenced from the last valid address to the first transition address.
- <sup>3</sup> If  $\overline{E}$  goes low at the same time or after  $\overline{W}$  goes low the output will remain in a high impedance state. If  $\overline{E}$  goes high at the same time or before  $\overline{W}$  goes high the output will remain in a high impedance state.  $\overline{E}$  must be brought high each cycle.



## 4. ORDERING INFORMATION

**Figure 4.1 Part Numbering System** 





**Table 4.1 Available Parts** 

Part Number	Description	Temperature	
MR0A08BYS35	3.3 V 128Kx8 MRAM 44-TSOP	Commercial	
MR0A08BCYS35	3.3 V 128Kx8 MRAM 44-TSOP	Industrial	
MR0A08BYS35R	3.3 V 128Kx8 MRAM 44-TSOP T&R	Commercial	
MR0A08BCYS35R	3.3 V 128Kx8 MRAM 44-TSOP T&R	Industrial	
MR0A08BMA35	3.3 V 128Kx8 MRAM 48-BGA	Commercial	
MR0A08BCMA35	3.3 V 128Kx8 MRAM 48-BGA	Industrial	
MR0A08BMA35R	3.3 V 128Kx8 MRAM 48-BGA T&R	Commercial	
MR0A08BCMA35R	3.3 V 128Kx8 MRAM 48-BGAT&R	Industrial	
MR0A08BSO35	3.3 V 128Kx8 MRAM 32-SOIC	Commercial	
MR0A08BSO35R	3.3 V 128Kx8 MRAM 32-SOIC T&R	Commercial	

## 5. MECHANICAL DRAWING

Figure 5.1 TSOP-II






#### **Print Version Not To Scale**

- 1. Dimensions and tolerances per ASME Y14.5M 1994.
- 2. Dimensions in Millimeters.
- Dimensions do not include mold protrusion.
- \_\_\_\_\_\_\_ Dimension does not include DAM bar protrusions.

  DAM Bar protrusion shall not cause the lead width to exceed 0.58.


Figure 5.2 FBGA



### **Print Version Not To Scale**

- 1. Dimensions in Millimeters.
- 2. Dimensions and tolerances per ASME Y14.5M 1994.
- 3. Maximum solder ball diameter measured parallel to DATUM A
- <u>A.</u> DATUM A, the seating plane is determined by the spherical crowns of the solder balls.
- 25. Parallelism measurement shall exclude any effect of mark on top surface of package.

Figure 5.3 SOIC



Unit	Α	В	С	D	E	F	G	Н	I	J	K
mm - Min	20.574	1.00	0.355	0.66	0.101	2.286	Radius	0.533	0.152	7.416	10.287
- Max	20.878	1.50	0.508	0.81	0.254	2.540	0.101	1.041	0.304	7.594	10.642
inch - Min	0.810	0.04	0.14	0.026	0.004	0.09	Radius	0.021	0.006	0.292	0.405
- Max	0.822	0.06	0.02	0.032	0.010	0.10	0.0040	0.041	0.012	0.299	0.419

### **6. REVISION HISTORY**

Revision	Date	Description of Change			
0	Sep 12, 2008	Initial Advance Information Release			
1	May 8, 2009	Revised format; Add Table 3.6 Write Timing Cycle 3; Add Figure 3.6 Write Tiring Cycle 3; Add TSOPII Lead Width Info; Changed to Preliminary from Product Concept.			
2	June 18, 2009	Changed from datasheet from Preliminary to Production except where noted.			
3	Apr 12, 2011	Added SOIC package option.			
4	August 15, 2011	Corrected SOIC Pin 1 to read DC. Updated contact information. Revised copyright year.			

Unless Otherwise Noted, This is a Production Product - This product conforms to specifications per the terms of the Everspin standard warranty. The product has completed Everspin internal qualification testing and has reached production status.

#### **How to Reach Us:**

#### **Home Page:**

www.everspin.com

#### E-Mail:

support@everspin.com orders@everspin.com sales@everspin.com

### USA/Canada/South and Central America Everspin Technologies

1347 N. Alma School Road, Suite 220 Chandler, Arizona 85224 +1-877-347-MRAM (6726) +1-480-347-1111

### **Europe, Middle East and Africa**

support.europe@everspin.com

#### Japan

support.japan@everspin.com

#### **Asia Pacific**

support.asia@everspin.com

Information in this document is provided solely to enable system and software implementers to use Everspin Technologies products. There are no express or implied licenses granted hereunder to design or fabricate any integrated circuit or circuits based on the information in this document. Everspin Technologies reserves the right to make changes without further notice to any products herein. Everspin makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Everspin Technologies assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters, which may be provided in Everspin Technologies data sheets and/ or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters including "Typicals" must be validated for each customer application by customer's technical experts. Everspin Technologies does not convey any license under its patent rights nor the rights of others. Everspin Technologies products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Everspin Technologies product could create a situation where personal injury or death may occur. Should Buyer purchase or use Everspin Technologies products for any such unintended or unauthorized application, Buyer shall indemnify and hold Everspin Technologies and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Everspin Technologies was negligent regarding the design or manufacture of the part. Everspin<sup>™</sup> and the Everspin logo are trademarks of Everspin Technologies, Inc. All other product or service names are the property of their respective owners.

© Everspin Technologies, Inc. 2009

Document Control Number:
EST00183
File Name:
MR0A08B Datasheet EST183 Rev4.pdf

