MHS

DATA SHEET

L 67005

8 K x 8
CMOS DUAL PORT RAM
3.3 VOLT

FEATURES

- **3.3 V ± 0.3 V POWER SUPPLY**
- **FAST ACCESS TIME**
  55 NS TO 70 NS
  45 NS PREVIEW FOR COMMERCIAL ONLY
- **WIDE TEMPERATURE RANGE :**
  – 55 ° TO + 125 °C
- **67005 L LOW POWER**
  67005 V VERY LOW POWER
- **EXPANDABLE DATA BUS TO 16 BITS OR MORE USING MASTER/SLAVE CHIP SELECT WHEN USING MORE THAN ONE DEVICE ON CHIP ARBITRATION LOGIC**

- **VERSATILE PIN SELECT FOR MASTER OR SLAVE :**
  – M/S̄ = H FOR BUSY OUTPUT FLAG ON MASTER
  – M̄/S = L FOR BUSY INPUT FLAG ON SLAVE
- **INT FLAG FOR PORT TO PORT COMMUNICATION**
- **FULL HARDWARE SUPPORT OF SEMAPHORE SIGNALING BETWEEN PORTS**
- **FULLY ASYNCHRONOUS OPERATION FROM EITHER PORT**
- **BATTERY BACK UP OPERATION : 2 V DATA RETENTION**

4

INTRODUCTION

The L 67005 is a very low power CMOS dual port static RAM organized as 8192 x 8. The L 67005 is designed to be used as a stand-alone 8 bit dual port RAM or as a combination MASTER/SLAVE dual port for 16 bit or more width systems. Using the MATRA MHS MASTER/SLAVE dual port approach in memory system applications results in full speed, error free operation without the need for additional discrete logic.

Master and slave devices provide two independant ports with separate control, address and I/O pins that permit independant, asynchronous access for reads and writes to any location in the memory. An automatic power down feature controlled by C̄S̄ permits the onchip circuitry of each port in order to enter a very low stand-by power mode.

Using an array of eight transistors (8T) memory cell and fabricated with the state of the art 1 μm lithography named SCMOS, the L 67005 combines an extremely low standby supply current (typ = 1.0 μA) with a fast access time at 45 ns over the full temperature range. All versions offer battery backup data retention capability with a typical power consumption at less than 5 μW.

For military/space applications that demand superior levels of performance and reliability the L 67005 is processed according to the methods of the latest revision of the MIL STD 883 (class B or S) and/or ESA SCC 9000.

INTERFACE

PIN CONFIGURATION

68 PIN CQPJ/PLCC/LCC

(Top View)

Top row pins (9-61):
I/O₁L (9), I/O₀L (8), NC (7), OE̅L (6), R/W̅L (5), SEM̅L (4), CS̅L (3), NC (2), NC (1), Vcc (68), A₁₂L (67), A₁₁L (66), A₁₀L (65), A₉L (64), A₈L (63), A₇L (62), A₆L (61)

Left column:
I/O₂L (10), I/O₃L (11), I/O₄L (12), I/O₅L (13), GND (14), I/O₆L (15), I/O₇L (16), Vcc (17), GND (18), I/O₀R (19), I/O₁R (20), I/O₂R (21), Vcc (22), I/O₃R (23), I/O₄R (24), I/O₅R (25), I/O₆R (26)

Right column:
A₅L (60), A₄L (59), A₃L (58), A₂L (57), A₁L (56), A₀L (55), I̅N̅T̅L (54), B̅U̅S̅Y̅L (53), GND (52), M/S̅ (51), B̅U̅S̅Y̅R (50), I̅N̅T̅R (49), A₀R (48), A₁R (47), A₂R (46), A₃R (45), A₄R (44)

Bottom row (27-43):
I/O₇R (27), NC (28), OE̅R (29), R/W̅R (30), SEM̅R (31), CS̅R (32), NC (33), NC (34), GND (35), A₁₂R (36), A₁₁R (37), A₁₀R (38), A₉R (39), A₈R (40), A₇R (41), A₆R (42), A₅R (43)

68 PIN PGA

(Top View)

|	A	B	C	D	E	F	G	H	I	J	K	L
11		51 A₅L	50 A₄L	48 A₂L	46 A₀L	44 B̅U̅S̅Y̅L	42 M/S̅	40 I̅N̅T̅R	38 A₁R	36 A₃R		
10		53 A₇L	52 A₆L	49 A₃L	47 A₁L	45 I̅N̅T̅L	43 GND	41 B̅U̅S̅Y̅R	39 A₀R	37 A₂R	35 A₄R	34 A₅R
09		55 A₉L	54 A₈L								32 A₇R	33 A₆R
08		57 A₁₁L	56 A₁₀L								30 A₉R	31 A₈R
07		59 Vcc	58 A₁₂L			68 PIN PGA					28 A₁₁R	29 A₁₀R
06		61 NC	60 NC								26 GND	27 A₁₂R
05		63 SEM̅L	62 CE̅L			(Top View)					24 NC	25 NC
04		65 OE̅L	64 R/W̅L								22 SEM̅R	23 CE̅R
03		67 I/O₀L	66 NC								20 OE̅R	21 R/W̅R
02		68 I/O₁L	1 I/O₂L	3 I/O₄L	5 GND	7 I/O₇L	9 GND	11 I/O₁R	13 Vcc	15 I/O₄R	18 I/O₇R	19 NC
01			2 I/O₃L	4 I/O₅L	6 I/O₆L	8 Vcc	10 I/O₀R	12 I/O₂R	14 I/O₃R	16 I/O₅R	17 I/O₆R	

NOTES :
1. All Vcc pins must be connected to power supply.
2. All GND pins must be connected to ground supply.

BLOCK DIAGRAM

Note 1 : (MASTER) : $\overline{BUSY}$ is output
(SLAVE) : BUSY is input.

PIN NAMES

LEFT PORT	RIGHT PORT	NAMES
$\overline{CS}_L$	$\overline{CS}_R$	Chip select
$R/\overline{W}_L$	$R/\overline{W}_R$	Read/Write Enable
$\overline{OE}_L$	$\overline{OE}_R$	Output Enable
A_{0L-12L}	A_{0R-12R}	Address
I/O_{0L-7L}	I/O_{0R-7R}	Data Input/Output
$\overline{SEM}_L$	$\overline{SEM}_R$	Semaphore Enable
$\overline{INT}_L$	$\overline{INT}_R$	Interrupt Flag
$\overline{BUSY}_L$	$\overline{BUSY}_R$	Busy Flag
M/$\overline{S}$		Master or Slave Select
Vcc		Power Supply
GND		Ground

MHS

FUNCTIONAL DESCRIPTION

The L 67005 has two ports with separate control, address and I/0 pins that permit independent read/write access to any memory location. These devices have an automatic power-down feature controlled by $\overline{CS}$. $\overline{CS}$ controls on-chip power-down circuitry which causes the port concerned to go into stand-by mode when not selected ($\overline{CS}$ high). When a port is selected access to the full memory array is permitted. Each port has its own Output Enable control ($\overline{OE}$). In read mode, the port's $\overline{OE}$ turns the Output drivers on when set LOW. Non-conflicting READ/WRITE conditions are illustrated in table 1.

The interrupt flag ($\overline{INT}$) allows communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INT_L) is set when the right port writes to memory location 1FFE (HEX). The left port clears the interrupt by reading address location 1FFE. Similarly, the right port interrupt flag (INT_R) is set when the left port writes to memory location 1FFF (hex), and the right port must read memory location 1FFF in order to clear the interrupt flag (INT_R). The 8 bit message at 1FFE or 1FFF is user-defined. If the interrupt function is not used, address locations 1FFE and 1FFF are not reserved for mail boxes but become part of the RAM. See table 3 for the interrupt function.

ARBITRATION LOGIC

The arbitration logic will resolve an address match or a chip select match down to a minimum of 5 ns and determine which port has access. In all cases, an active $\overline{BUSY}$ flag will be set for the inhibited port.

The $\overline{BUSY}$ flags are required when both ports attempt to access the same location simultaneously. Should this conflict arise, on-chip arbitration logic will determine which port has access and set the $\overline{BUSY}$ flag for the inhibited port. $\overline{BUSY}$ is set at speeds that allow the processor to hold the operation with its associated address and data. It should be noted that the operation is invalid for the port for which $\overline{BUSY}$ is set LOW. The inhibited port will be given access when $\overline{BUSY}$ goes inactive.

A conflict will occur when both left and right ports are active and the two addresses coincide. The on-chip arbitration determines access in these circumstances. Two modes of arbitration are provided : (1) if the addresses match and are valid before $\overline{CS}$ on-chip control logic arbitrates between $\overline{CS}_L$ and $\overline{CS}_R$ for access ; or (2) if the $\overline{CS}$s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to table 4). The inhibited port's $\overline{BUSY}$ flag is set and will reset when the port granted access completes its operation in both arbitration modes.

DATA BUS WIDTH EXPANSION

MASTER/SLAVE DESCRIPTION
Expanding the data bus width to 16 or more bits in a dual-port RAM system means that several chips may be active simultaneously. If every chip has a hardware arbitrator, and the addresses for each chip arrive at the same time one chip may activate its L BUSY signal while another activates its R BUSY signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To overcome this "Busy Lock-Out" problem, MHS has developed a MASTER/SLAVE system which uses a single hardware arbitrator located on the MASTER. The SLAVE has $\overline{BUSY}$ inputs which allow direct interface to the MASTER with no external components, giving a speed advantage over other systems.

When dual-port RAMs are expanded in width, the SLAVE RAMs must be prevented from writing until the $\overline{BUSY}$ input has been settled. Otherwise, the SLAVE chip may begin a write cycle during a conflict situation. On the opposite, the write pulse must extend a hold time beyond $\overline{BUSY}$ to ensure that a write cycle occurs once the conflict is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE must be inhibited by the MASTER's maximum arbitration time. If a conflict then occurs, the write to the SLAVE will be inhibited because of the MASTER's $\overline{BUSY}$ signal.

SEMAPHORE LOGIC

The L 67005 is an externaly fast dual-port $8k \times 8$ CMOS static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow one of the processors on the left or right side of the dual-port RAM to claim priority over the other for functions defined by the system software. For example, the semaphore flag can be used by one processor to inhibit the other from accessing a portion of the dual-port RAM or any other shared resource.

The dual-port RAM has a fast access time, and the two ports are completely independent of one another. This means that the activity on the left port cannot slow the access time of the right port. The ports are identical in function to standard CMOS static RAMs an can be read from, or written to, at the same time with the only possible conflict arising from simultaneous writing to, or a simultaneous READ/WRITE operation on, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to prevent conflicts in the non-semaphore segment of the dual-port RAM. The devices have an automatic power-down feature controlled by $\overline{CS}$, the dual-port RAM select and $\overline{SEM}$,

the semaphore enable. The $\overline{CS}$ and $\overline{SEM}$ pins control on-chip-power-down circuitry that permits the port concerned to go into stand-by mode when not selected. These conditions are shown in table 1 where $\overline{CS}$ and $\overline{SEM}$ are both high.

Systems most suitable to use the L 67005 are based upon multiple processors or controllers and are typically very high-speed, software controlled or software-intensive systems. These systems can benefit from the performance enhancement offered by the L 67005 hardware semaphores, which provide a lock-out mechanism without the need for complex programming.

Software handshaking between processors offers the maximum level of system flexibility by permitting shared resources to be allocated in varying configurations. The L 67005 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using sempahores rather than the more usual methods of hardware arbitration is that neither processor ever incurs wait states. This can prove a considerable advantage in very high speed systems.

HOW THE SEMAPHORE FLAGS WORK

The semaphore logic is a set of eight latches independent of the dual-port RAM. These latches can be used to pass a flag or token, from one port to the other to indicate that a shared resource is in use. The semaphores provides the hardware context with the "Token Passing Allocation" method of use assignment. This method uses the state of a semaphore latch as a token indicating that a shared resource is in use. If the left processor needs to use a resource, it requests the token by setting the latch. The processor then verifies that the latch has been set by reading it. If the latch has been set the processor assumes control over the shared resource. If the latch has not been set, the left processor has established that the right processor had set the latch first, has the token and is using the shared resource. The left processor may then either repeatedly query the status of the semaphore, or abandon its request for the token and perform another operation whilst occasionally attempting to gain control of the token through a set and test operation. Once the right side has relinquished the token the left side will be able to take control of the shared resource.

The semaphore flags are active low. A token is requested by writing a zero to a semaphore latch, and is relinquished again when the same side writes a one to the latch.

The eight semaphore flags are located in a separate memory space from the dual-port RAM in the L 67005. The address space is accessed by placing a low input on the $\overline{SEM}$ pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address, $\overline{OE}$ and R/$\overline{W}$) as normally used in accessing a standard static RAM. Each of the flags has a unique

address accessed by either side through address pins A0-A2. None of the other address pins has any effect when accessing the semaphores. Only data D_0 is used when writing to a semaphore. If a low level is written to an unused semaphore location, the flag will be set to zero on that side and to one on the other side (see table 5). The semaphore can now only be modified by the side showing the zero. Once a one is written to this location from tha same side, the flag will be set to one for both sides (unless a request is pending from the other side) and the semaphore can then be written to by either side.

The effect the side writing a zero to a semaphore location has a locking out the other side is the reason for the use of semaphore logic in interprocessor communication. (A thorough discussion of the use of this feature follows below). A zero written to the semaphore location from the locked-out side will be stored in the semaphore request latch for that side until the semaphore is relinquished by the side having control.

When a semaphore flag is read its value is distributed to all data bits so that a flag set at one reads as one in all data bits and a flag set at zero reads as all zeros. The read value is latched into the output register of one side when its sempahore select ($\overline{SEM}$) and output enable ($\overline{OE}$) signals go active. This prevents the semaphore changing state in the middle of a read cycle as a result of a write cycle issued by the other side. Because of this latch, a repeated read of a semaphore flag in a test loop must cause either signal ($\overline{SEM}$ or $\overline{OE}$) to go inactive, otherwise the output will never change.

The semaphore must use a WRITE/READ sequence in order to ensure that no system level conflict will occur. A processor requests access to shared resources by attempting to write a zero to a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as a one, and the processor will detect this status in the subsequent read (see table 5). For example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written succesfully to that location and will assume control over the resource concerned. If a processor on the right side then attempts to write a zero to the same semaphore flag it will fail, as will be verified by a subsequent read returning a one from the semaphore location on the right side had a READ/WRITE sequence been used instead, system conflict problems could occurred during the interval between the read and write cycles.

It must be noted that a failed semaphore request needs to be followed by either repeated reads or by writing a one to the same location. The simple logic diagram for the semaphore flag in figure 2 illustrates the reason for this quite clearly. Two semaphore request latches deed into a semaphore flag. The first latch to send a zero to the semaphore flag will force its side of the semaphore

4

flag low and other side high. This status will be maintained until a one is written to the same semaphore request latch. Should a zero be written to the other side's semaphore request latch in the meantime, the semaphore flag will flip over to this second side as soon as a one is written to the first side's request latch. The second side's flag will now stay low until its semaphore request latch is changed to a one. Thus, clearly, if a semaphore flag is requested and the processor requesting it no longer requires access to the resource, the entire system can hang up until a one is written to the semaphore request latch concerned.

Semaphore timing becomes critical when both sides request the same token by attempting to write a zero to it at the same time. Semaphore logic is specially conceived to resolve this problem. The logic ensures that only one side will receive the token if simultaneous requests are made. The first side to make a request will receive the token where request do not arrive at the same time. Where they do arrive at the same time, the logic will assign the token arbitrarily to one of the ports. It should be noted, however, that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, errors can be introduced if semaphores are misused or misinterpreted. Code integrity is of the utmost performance when semaphores are being used instead of slower, more restrictive hardware-intensive systems.

Semaphore initialization is not automatic and must therefore be incorporated in the power up initialization procedures. Since any semaphore flag containing a zero must be reset to one, initialization should write a one to all request flags from both sides to ensure that they will be available when required.

USING SEMAPHORES - some examples

Perhaps the simplest application of semaphores is their use as resource markers for the L 67005's dual-port RAM. If it is necessary to split the 8 k × 8 RAM into two 4 k × 8 blocks which are to be dedicated to serving either the left or right port at any one time. Semaphore 0 can be used to indicate which side is controlling the lower segment of memory and semaphore 1 can be defined as indicating the upper segment of memory.

To take control of a ressource, in this case the lower 4 k of a dual-port RAM, the left port processor would then write a zero into semaphore flag 0 and then read it back. If succesful in taking the token (reading back a zero rather than a one), the left processor could then take control of the lower 4 k of RAM. If the right processor attempts to perform the same function to take control of the resource after the left processor has already done

so, it will read back a one in response to the attempted write of a zero into semaphore 0. At this point the software may choose to attempt to gain control on the second 4 k segment of RAM by writing and then reading a zero in semaphore 1. If successful, it will lock out the left processor.

Once the left side has completed its task it will write a one to semaphore 0 and may then attempt to access semaphore 1. If semaphore 1 is still occupied by the right side, the left side may abandon its semaphore request and perform other operations until it is able to write and then read a zero in semaphore 1. If the right processor performs the same operation with semaphore 0, this protocol would then allow the two processes to swap 4 k blocks of dual-port RAM between one another.

The blocks do not have to be any particular size, and may even be of variable size depending on the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the dual-port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on each side, rather than having a common meaning as is described in the above example.

Semaphores are a useful form of arbitration in systems such as disk interfaces where the CPU must be locked out of a segment of memory during a data transfer operation, and the I/0 devices tolerate any wait states. If semaphores are used, both the CPU and the I/0 device can access assigned memory segments, cannot without the need for wait states, once the two devices have determined which memory area is barred to the CPU.

Semaphores are also useful in applications where no memory WAIT state is available on one or both sides. Once a semaphore handshake has been performed, both processors can access their assigned RAM segments at full speed.

Another application is in complex data structures. Block arbitration is very important in this case, since one processor may be responsible for building and updating a data structure whilst the other processor reads and interprets it. A major error condition may be created if the interpreting processor reads an incomplete data structure. Some sort of arbitration between the two different processors is therefore necessary. The building processor request access to the block, locks it and is then able to enter the block to update the data structure. Once the update is completed the data structure may be released. This allows the interpreting processor, to return to read the complete data structure, thus ensuring a consistent data stucture.

Figure 1 : 16-Bit Master/Slave Dual-Port Memory Systems.

Note : 1. No arbitration in L 67005 (SLAVE). $\overline{BUSY}$-IN inhibits write in L 67005 SLAVE.

4

Figure 2 : L 67005 - Semaphore Logic.

TRUTH TABLE

Table 1 : Non Contention Read/Write Control .

INPUTS [1]				OUTPUTS	MODE
$\overline{CS}$	R/$\overline{W}$	OE	$\overline{SEM}$	I/O$_\varnothing$-I/O$_7$	
H	X	X	H	Hi-Z	Deselect Power Down
H	H	L	L	DATA$_{OUT}$	Read Data In Sema. Flag
X	X	H	X	Hi-Z	Outputs Disabled
H	↱	X	L	DATA$_{IN}$	Write DINØ Into Sema. Flag
L	H	L	H	DATA$_{OUT}$	Read Memory
L	L	X	H	DATA$_{IN}$	Write to Memory
L	X	X	L	—	Not Allowed

Note : 1. $A_{OL} - A_{12L} \neq A_{0R} - A_{12R}$.

Table 2 : Arbitration Options.

OPTION	INPUTS			OUTPUTS	
	$\overline{CS}$	M/$\overline{S}$	$\overline{SEM}$	$\overline{BUSY}$	$\overline{INT}$
Busy Logic Master	L	H	H	Output signal	—
Busy Logic Slave	L	L	H	Input Signal	—
Interrupt Logic	L	X	H	—	Output signal
Semaphore Logic*	H	H	L	H	—
	H	L	L	Hi-Z	—

* Inputs Signals are for Semaphore Flags set and test (Write and read) operations.

Table 3 : Interrupt Flag.

LEFT PORT					RIGHT PORT					FUNCTION
R/$\overline{W}_L$	$\overline{CS}_L$	$\overline{OE}_L$	A$_{OL}$-A$_{12L}$	$\overline{INT}_L$	R/$\overline{W}_R$	$\overline{CS}_R$	$\overline{OE}_R$	A$_{0R}$-A$_{12R}$	$\overline{INT}_R$	
L	L	X	1FFF	X	X	X	X	X	L[2]	Set Right $\overline{INT}_R$ Flag
X	X	X	X	X	X	L	L	1FFF	H[3]	Reset Right $\overline{INT}_R$ Flag
X	X	X	X	L[3]	L	L	X	1FFE	X	Set Left $\overline{INT}_L$ Flag
X	L	L	1FFE	H[2]	X	X	X	X	X	Reset Left $\overline{INT}_L$ Flag

Notes : 1. Assumes $\overline{BUSY}_L = \overline{BUSY}_R = H$.
2. If $\overline{BUSY}_L = L$, then NC.
3. If $\overline{BUSY}_R = L$, then NC.
4. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE.

Table 4 : Arbitration [2]

LEFT PORT		RIGHT PORT		FLAGS (1)		FUNCTION
$\overline{CS}_L$	$A_{0L} - A_{12L}$	$\overline{CS}_R$	$A_{0R} - A_{12R}$	$\overline{BUSY}_L$	$\overline{BUSY}_R$	
H	X	H	X	H	H	No Contention
L	Any	H	X	H	H	No Contention
H	X	L	Any	H	H	No Contention
L	$\neq A_{0R} - A_{12R}$	L	$\neq A_{0L} - A_{12L}$	H	H	No Contention

ADDRESS ARBITRATION WITH $\overline{CE}$ LOW BEFORE ADDRESS MATCH

L	LV5R	L	LV5R	H	L	L-Port Wins
L	RV5L	L	RV5L	L	H	R-Port Wins
L	Same	L	Same	H	L	Arbitration Resolved
L	Same	L	Same	L	H	Arbitration Resolved

$\overline{CE}$ ARBITRATION WITH ADDRESS MATCH BEFORE $\overline{CS}$

LL5R	$= A_{0R} - A_{12R}$	LL5R	$= A_{0L} - A_{12L}$	H	L	L-Port Wins
RL5L	$= A_{0R} - A_{12R}$	RL5L	$= A_{0L} - A_{12L}$	L	H	R-Port Wins
LW5R	$= A_{0R} - A_{12R}$	LW5R	$= A_{0L} - A_{12L}$	H	L	Arbitration Resolved
LW5R	$= A_{0R} - A_{12R}$	LW5R	$= A_{0L} - A_{12L}$	L	H	Arbitration Resolved

Notes : 1. $\overline{INT}$ Flags Don't Care.
2. X = DON'T CARE, L = LOW, H = HIGH.
LV5R = Left Address Valid ≥ 5 ns before right address.
RV5L = Right Address Valid ≥ 5 ns before left address.
Same = Left and Right Addresses match within 5 ns of each other.
LL5R = Left $\overline{CS}$ = LOW ≥ 5 ns before Right $\overline{CS}$.
RL5L = Right $\overline{CS}$ = LOW ≥ 5 ns before left $\overline{CS}$.
LW5R = Left and Right $\overline{CS}$ = LOW within 5 ns of each other.

Table 5 : Example Semaphore Procurement Sequence.

FUNCTION	$D_0 - D_7$ LEFT	$D_0 - D_7$ RIGHT	STATUS
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left Port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left Port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

Note : 1. This table denotes a sequence of events for only one of the 8 semaphores on the L 67005.

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

Supply voltage (VCC-GND) : -0.3 V to 7.0 V

Input or output voltage applied :   (GND -0.3 V) to (VCC $+0.3$ V)

Storage temperature : $-65\,°C$ to $+150\,°C$

* Notice

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extented periods may affect reliability.

OPERATING RANGE	OPERATING SUPPLY VOLTAGE	OPERATING TEMPERATURE
Military	$V_{CC} = 3.3$ V $\pm$ 0.3 V	$-55\,°C$ to $+125\,°C$
Automotive	$V_{CC} = 3.3$ V $\pm$ 0.3 V	$-40\,°C$ to $+125\,°C$
Industrial	$V_{CC} = 3.3$ V $\pm$ 0.3 V	$-40\,°C$ to $+85\,°C$
Commercial	$V_{CC} = 3.3$ V $\pm$ 0.3 V	$0\,°C$ to $+70\,°C$

4

DC PARAMETERS

PARAMETER	DESCRIPTION	VERSION	L 67005-45 (*) PREVIEW COM	L 67005-55 COM	L 67005-55 IND MIL AUTO	L 67005-70 COM	L 67005-70 IND MIL AUTO	UNIT	VALUE
$I_{CCSB\,(1)}$	Standby supply current (Both ports TTL level inputs)	V	1	1	1	1	1	mA	Max
		L	5	5	10	5	10	mA	Max
$I_{CCSB1\,(2)}$	Standby supply current (Both ports CMOS level inputs)	V	20	20	50	20	50	µA	Max
		L	200	200	100	200	100	µA	Max
$I_{CCOP\,(3)}$	Operating supply current (Both ports active)	V	150	130	140	125	135	mA	Max
		L	180	160	170	155	165	mA	Max
$I_{CCOP\,1\,(4)}$	Operating supply current (One port active – One port standby)	V	90	80	85	70	75	mA	Max
		L	120	110	120	100	110	mA	Max

Notes : 1. $CS_L = CS_R \geq 2.2$ V $- \overline{SEM}_R = \overline{SEM}_L \geq 2.2$ V.
        2. $CS_L = CS_R \geq VCC - 0.2$ V $- \overline{SEM}_R = \overline{SEM}_L \geq 2.2$ V $- F = 0$.
        3. Both ports active – Maximum frequency – Outputs open $- \overline{OE} = VIH - \overline{CS} \leq VIL - \overline{SEM} \geq 2.2$ V.
        4. One port active (f = fMAX) – Output open – One port stand-by TTL or CMOS Level Inputs $- \overline{CS}_L = \overline{CS}_R \geq 2.2$ V $-\overline{SEM}_R = \overline{SEM}_L \geq Vcc - 0.2$ V.
        (*). Commercial only.

PARAMETER	DESCRIPTION	L 67005-45/55/70	UNIT	VALUE
$II/O_{(5)}$	Input/Output leakage current	± 10	µA	Max
$VIL_{(6)}$	Input low voltage	0.7	V	Max
$VIH_{(6)}$	Input high voltage	1.8	V	Min
$VOL_{(7)}$	Output low voltage (I/O$_0$-I/O$_{15}$)	0.5	V	Max
$VOH_{(7)}$	Output high voltage	1.5	V	Min
C IN$_{(8)}$	Input capacitance	5	pF	Max
C OUT$_{(8)}$	Output capacitance	7	pF	Max

Notes : 5. $V_{CC} = 5.5$ V, Vin = Gnd to V_{CC}, $\overline{CS}$ = VIH, Vout = 0 to V_{CC}.
        6. VIH max = $V_{CC} + 0.3$ V, VIL min = -0.3 V or -1 V pulse width 50 ns.
        7. V_{CC} min, IOL = 4 mA, IOH = -4 mA.
        8. Guaranted but not tested.

DATA-RETENTION MODE

MHS CMOS RAMs are designed with battery backup in mind. Data retention voltage and supply current are guaranteed over temperature. The following rules insure data retention :

1 - Chip select ($\overline{CS}$) must be held high during data retention ; within Vcc to VCC–0.2 V.

2 - $\overline{CS}$ must be kept between V_{CC} - 0.2 V and 70 % of Vcc during the power up and power down transitions.

3 - The RAM can begin operation > tRC after Vcc reaches the minimum operating voltage (3 volts).

TIMING

PARAMETER	TEST CONDITIONS (9)		MAX		UNIT
			COM	MIL IND AUTO	
ICC$_{DR1}$	@ VCC$_{DR}$ = 2 V	V	20	50	µA
		L	100	200	

Notes : 9. $\overline{CS}$ = V$_{CC}$, Vin = Gnd to V$_{CC}$.
10. t$_{RC}$ = Read cycle time.

AC TEST CONDITIONS

Input Pulse Levels   : GND to 3.0 V
Input Rise/Fall Times : 5 ns
Input Timing Reference Levels : 1.5 V

Output Reference Levels : 1.5 V
Output Load : see figures 1, 2

Figure 1 : Output Load.

Figure 2 : Output Load (for t$_{HZ}$, t$_{LZ}$, t$_{WZ}$, and t$_{OW}$).

AC PARAMETERS

READ CYCLE		PARAMETER	L 67005-45 (*) PREVIEW		L 67005-55		L 67005-70		UNIT
SYMBOL (4)	SYMBOL (5)		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
TAVAVR	t_RC	Read cycle time	45	–	55	–	70	–	ns
TAVQV	t_AA	Address access time	–	45	–	55	–	70	ns
TELQV	t_ACS	Chip Select access time (3)	–	45	–	55	–	70	ns
TBLQV	t_ABE	Byte enable access time (3)	–	45	–	55	–	70	ns
TGLQV	t_AOE	Output enable access time	–	25	–	30	–	35	ns
TAVQX	t_OH	Output hold from address change	5	–	5	–	5	–	ns
TELQZ	t_LZ	Output low Z time (1, 2)	5	–	5	–	5	–	ns
TEHQZ	t_HZ	Output high Z time (1, 2)	–	20	–	25	–	30	ns
TPU	t_PU	Chip Select to power up time (2)	0	–	0	–	0	–	ns
TPD	t_PD	Chip disable to power down time (2)	–	50	–	50	–	50	ns
TSOP	t_SOP	SEM flag update pulse ($\overline{OE}$ or $\overline{SEM}$	15	–	15	–	15	–	ns

Notes : 1. Transition is measured ± 500 mV from low or high impedance voltage with load (figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. To access RAM $\overline{CS}$ = V_IL, $\overline{SEM}$ = V_IH. To access semaphore $\overline{CS}$ = V_IH, $\overline{SEM}$ = V_IL. Refer to table 1.
4. STD symbol.
5. ALT symbol.
(*). Commercial only.

4

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE [1, 2, 4]

## TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE

AC PARAMETERS

WRITE CYCLE		PARAMETER	L 67005-45 (*)		L 67005-55		L 67005-70		UNIT
SYMBOL (5)	SYMBOL (6)		MIN. PREVIEW	MAX.	MIN.	MAX.	MIN.	MAX.	
TAVAVW	t_{WC}	Write cycle time	45	–	55		70		ns
TELWH	t_{SW}	Chip select to end of write (3)	40	–	45	–	50	–	ns
TAVWH	t_{AW}	Address valid to end of write	40	–	45	–	50	–	ns
TAVWL	t_{AS}	Address Set-up Time	0	–	0	–	0	–	ns
TWLWH	t_{WP}	Write Pulse Width	35	–	40	–	45	–	ns
TWHAX	t_{WR}	Write Recovery Time	0	–	0	–	0	–	ns
TDVWH	t_{DW}	Data Valid to end of write	30	–	35	–	40	–	ns
TGHQZ	t_{HZ}	Output high Z time (1, 2)	–	20	–	25	–	30	ns
TWHDX	t_{DH}	Data hold time (4)	0	–	0	–	0	–	ns
TWLQZ	t_{WZ}	Write enable to output in high Z (1, 2)	–	20	–	25	–	30	ns
TWHQX	t_{OW}	Output active from end of write (1, 2, 4)	0	–	0	–	0	–	ns
TSWRD	t_{SWRD}	SEM flag write to read time	10	–	10	–	10	–	ns
TSPS	t_{SPS}	SEM flag contention window	10	–	10	–	10	–	ns

Notes : 1. Transition is measured ± 500 mV from low or high impedance voltage with load (figures 1 and 2).
2. This parameters is guaranteed but not tested.
3. To access RAM $\overline{CS}$ = V_{IL}, $\overline{SEM}$ = V_{IH}. To access semaphore $\overline{CS}$ = V_{IH}, $\overline{SEM}$ = V_{IL}.
This condition must be valid for entire t_{SW} time.
4. The specification for t_{DH} must be met by the device supplying write data to the RAM under all operating conditions.
Although t_{DH} and t_{OW} values will vary over voltage and temperature, the actual t_{DH} will always be smaller than the actual t_{OW}.
5. STD symbol.
6. ALT symbol.
(*). Commercial only.

4

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W̄ CONTROLLED TIMING [1, 2, 3, 7]

4

## TIMING WAVEFORM OF WRITE CYCLE NO. 2, C̄S̄ CONTROLLED TIMING [1, 2, 3, 5]

Notes :
1. R/W̄ must be high during all address transitions.
2. A write occurs during the overlap (t_{SW} or t_{WP}) of a low C̄S̄ or S̄Ē̄M and a low R/W̄.
3. t_{WR} is measured from the earlier of C̄S̄ or R/W̄ (or S̄Ē̄M or R/W̄) going high to the end of write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the C̄S̄ or S̄Ē̄M low transition occurs simultaneously with or after the R/W̄ low transition, the outputs remain in the high impedance state.
6. Transition is measured ± 500 mV from steady state with a 5pF load (including scope and jig).This parameter is sampled and not 100 % tested.
7. If ŌĒ is low during a R/W̄ controlled write cycle, the write pulse width must be the larger of t_{WP} or (t_{WZ} + t_{DW}) to allow the I/O drivers to turn off and data to be placed on the bus for the required t_{DW}. If ŌĒ is high during an R/W̄ controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t_{WP}.
8. To access RAM, C̄S̄ = V_{IL}. S̄Ē̄M = V_{IH}.

AC PARAMETERS

| SYMBOL	PARAMETER	L 67005-45 (*)		L 67005-55		L 67005-70		UNIT
	BUSY TIMING (For Master 67005 only)	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
		PREVIEW						
t_{BAA}	BUSY Access time to address	–	35	–	45	–	55	ns
t_{BDA}	BUSY Disable time to address	–	30	–	40	–	50	ns
t_{BAC}	BUSY Access time to Chip Select	–	30	–	40	–	50	ns
t_{BDC}	BUSY Disable time to Chip Select	–	25	–	35	–	45	ns
t_{WDD}	Write Pulse to data delay (1)	–	70	–	80	–	95	ns
t_{DDD}	Write data valid to read data delay (1)	–	55	–	65	–	80	ns
t_{APS}	Arbitration priority set-up time (2)	5	–	5	–	5	–	ns
t_{BDD}	BUSY disable to valid data	–	Note 3	–	Note 3	–	Note 3	ns
	BUSY TIMING (For Slave 67005 only)							ns
t_{WB}	Write to BUSY input (4)	0	–	0	–	0	–	ns
t_{WH}	Write hold after BUSY (5)	25	–	25	–	35	–	ns
t_{WDD}	Write pulse to data delay (6)	–	70	–	80	–	95	ns
t_{DDD}	Write data valid to read data delay (6)	–	55	–	65	–	80	ns

Notes : 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with BUSY (For Master 67005 only)".
2. To ensure that the earlier of the two ports wins.
3. t_{BDD} is a calculated parameter and is the greater of 0, $t_{WDD} - t_{WP}$ (actual) or $t_{DDD} - t_{DW}$ (actual).
4. To ensure that the write cycle is inhibited during contention.
5. To ensure that a write cycle is completed after contention.
6. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveforms of Read with Port-to-port delay (For Slave 67005 only)".
(*). Commercial only.

4

TIMING WAVEFORM OF READ WITH $\overline{BUSY}$ [2, 3] (FOR Master 67005)

Notes : 1. To ensure that the earlier of the two port wins.
2. Write cycle parameters should be adhered to, to ensure proper writing.
3. Device is continuously enabled for both ports.
4. $\overline{OE}$ = L for the reading port.

## TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT [1, 2, 3] (FOR Slave 67005 ONLY)

Notes : 1. Assume $\overline{BUSY}$ = H for the writing port, and $\overline{OE}$ = L for the reading port.
2. Write cycle parameters should be adhered to, to ensure proper writing.
3. Device is continuously enabled for both ports.

## TIMING WAVEFORM OF WRITE WITH $\overline{\text{BUSY}}$ (FOR SLAVE L 67005)

## TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, $\overline{\text{CS}}$ ARBITRATION (FOR MASTER L 67005 ONLY)

4

TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION (FOR MASTER 67005 ONLY) [1]

LEFT ADDRESS VALID FIRST :

RIGHT ADDRESS VALID FIRST :

Note : 1. $\overline{CS}_L = \overline{CS}_R = V_{IL}$

WAVEFORM OF INTERRUPT TIMING [1]

ADDR "A" t_{WC} INTERRUPT SET ADDRESS[2] t_{AS}[3] t_{WR}[4]

CS "A"

R/W "A"

INT "B" t_{INS}[3]

ADDR "B" t_{RC} INTERRUPT CLEAR ADDRESS[2] t_{AS}[3]

CS "B"

OE "B"

INT "B" t_{INR}[3]

Notes : 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
2. See Interrupt truth table.
3. Timing depends on which enable signal is asserted last.
4. Timing depends on which enable signal is de-asserted first.

AC PARAMETERS

| INTERRUPT TIMING SYMBOL	PARAMETER	L 67005-45 (*)		L 67005-55		L 67005-70		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
		PREVIEW						
t_{AS}	Address set-up time	0	—	0	—	0	—	ns
t_{WR}	Write recovery time	0	—	0	—	0	—	ns
t_{INS}	Interrupt set time	—	35	—	40	—	55	ns
t_{INR}	Interrupt reset time	—	35	—	40	—	55	ns

(*). Commercial only.

TIMING WAVEFORM OF SEMAPHORE READ AFTER WRITE TIMING, EITHER SIDE (1)

Note : 1. $\overline{CS}$ = V$_{IH}$ for the duration of the above timing (both write and read cycle).

TIMING WAVEFORM OF SEMAPHORE CONTENTION [1, 3, 4]

Notes : 1. D_{OR} = D_{OL} = V$_{IL}$, $\overline{C}_{SR}$ = $\overline{C}_{SL}$ = V$_{IH}$, semaphore Flag is released from both sides (reads as ones from both sides) at cycle start.
2. Either side "A" = left and side "B" = right, or side "A" = right and side "B" = left.
3. This parameter is measured from the point where R/$\overline{W}_A$ or $\overline{SEM}_A$ goes high until R/$\overline{W}_B$ or $\overline{SEM}_B$ goes high.
4. If t$_{SPS}$ is violated, the semaphore will fall positively to one side or the other, but there is no guaranted which side will obtain the flag.

ORDERING INFORMATION

TEMPERATURE RANGE	PACKAGE	DEVICE	SPEED	FLOW
C	L	SM —	67005V —	55

3.3 V ± 0.3 Volt

CERQUAD
QM = 68 pin J
8M = 68 pin PIN GRID ARRAY
SM = 68 pin PLCC
4M = 68 pin LCC

45 ns
55 ns
70 ns

blank = MHS standards
/883 = MIL-STD 883 Class B OR S
CB = Compliant CECC 90000
level B
SHXXX = Special customer request
FHXXX = Flight models (space)
MHXXX = Mechanical parts (space)
LHXXX = Life test parts (space)

C= Commercial 0° to + 70°C
I = Industrial − 40° to + 85°C
A = Automotive − 40° to + 125°C
M= Military − 55° to + 125°C
S= Space − 55° to + 125°C

8 K × 8 Dual Port Ram
L= Low power
V= Very low power
EL = Low power and rad tolerant
EV = Very low power and rad tolerant

4