## AS3709

## $\mu$ PMIC with 5 DCDC and 2 LDOs

## General Description

The AS3709 is an ultra compact $\mu$ PMIC containing 5 high-efficiency, constant-frequency synchronous buck converters in addition with two universal IO LDOs are available for lower current power rails. The wide input voltage range ( 2.7 V to 5.5 V ), automatic power-save mode and minimal external component requirements make the AS3709 perfect for any single Li-lon battery-powered or fixed $3.3 \mathrm{~V} / 5 \mathrm{~V}$ supply application. Typical supply current with no load is $110 \mu \mathrm{~A}$ and decreases to $\leq 7 \mu \mathrm{~A}$ in shutdown mode. An internal synchronous switch increases efficiency and eliminates the need for an external Schottky diode. The internally fixed switching frequency ( $2 \mathrm{MHz}, 3 \mathrm{MHz}$ or 4 MHz ) allows the use of small surface mount external components. Very low output voltages can be delivered with the internal 0.6 V feedback reference voltage. The AS3709 is available in a 32 -pin QFN $4 \times 4 \mathrm{~mm}$ package and in a very compact CSP36 with 0.4 mm pitch.
For further understanding in regards to the contents of the datasheet, please refer to the Reference Guide located at the end of the document.

## Key Benefits \& Features

The benefits and features of AS3709, $\mu$ PMIC with 5 DCDC and 2 LDOs are listed below:

Figure 1:
Added Value of using AS3709

| Benefits | Features |
| :--- | :--- |
| Compact design due to small coils for IO and memory <br> voltage generation | 5 DCDC step down regulators (2-4MHz) |
| Independent voltage rails for general purpose IO <br> supplies | 2 universal IO LDOs |
| Flexible and fast adaptation to different <br> processors/applications | OTP programmable Boot and Power-down sequence |
| Power saving control according to the processor's <br> needs. | Stand-by function with programmable sequence and <br> voltages |
| Self-contained start-up and control for single-cell <br> battery applications. <br> Safety shutdown feature. | Control Interface <br> $I^{2} C / S P I ~ c o n t r o l ~ l i n e s ~$ <br> ON key with 4/8s emergency shut-down <br> POR with RESET I/O |
| Dedicated packages for specific applications. <br> Optimization for PCB cost or size. | $32-$-pin QFN (4x4mm), 0.4mm pitch <br> $36-b a l l ~ W L-C S P ~ 0.4 m m ~ p i t c h ~$ |

## Applications

The device is ideal for:

- SSDs, mobile communication devices
- Laptops and PDAs
- Ultra-low-power systems
- Medical instruments or any other space-limited application with low power-consumption requirements.


## Block Diagram

The functional blocks of this device for reference are shown below:

Figure 2:
AS3709 Block Diagram


## Pin Assignment

Ball Assignments: Shows the top view ball assignment of the AS3709 WL-CSP.

The AS3709 pin assignments are described below.

Figure 3:
36 balls WL-CSP with 0.4 mm Pitch

Pin A1
indicator


Figure 4:
32 pins QFN $4 \times 4$ with 0.4 mm Pitch


Figure 5:
Pin Description

| Pin Number |  | Pin Name | Pin Type | Description | If not Used |
| :---: | :---: | :---: | :---: | :---: | :---: |
| QFN | WLP |  |  |  |  |
| 1 | B5 | LX_SD5 | DIG OUT | DCDC SD5 switch output to coil | Open |
| 2 | B6 | VSUP_SD5 | SUP IN | DCDC SD5 pos supply terminal | Always needed |
| 3 | B6 | VSUP_SD4 | SUP IN | DCDC SD4 pos supply terminal | Always needed |
| 4 | C6 | LX_SD4 | DIG OUT | DCDC SD4 switch output to coil | Open |
| 5 | D5 | PVSS_SD4 | GND | DCDC SD4 neg supply terminal | Always needed |
| 6 | C5 | FB_SD4 | ANA IN | DCDC SD4 Feedback pin | Open |
| 7 | E6 | VSUP_SD3 | SUP IN | DCDC SD3 pos supply terminal | Always needed |
| 8 | E5 | LX_SD3 | DIG OUT | DCDC SD3 switch output to coil | Open |
| 9 | F5 | PVSS_SD3 | GND | DCDC SD3 neg supply terminal | Always needed |
| 10 | E4 | FB_SD3 | ANA IN | DCDC SD3 Feedback pin | Open |
| 11 | F4 | VIN_LDO2 | SUP IN | Supply pin for LDO2 | Always needed |
| 12 | D4 | LDO2 | ANA OUT | Output Voltage of LDO2 | Open |
| 13 | D3 | LDO1 | ANA OUT | Output Voltage of LDO1 | Open |
| 14 | F3 | VIN_LDO1 | SUP IN | Supply pin for LDO1 | Always needed |
| 15 | E3 | FB_SD2 | ANA IN | DCDC SD2 Feedback pin | Open |
| 16 | F2 | PVSS_SD2 | GND | DCDC SD2 neg supply terminal | Always needed |
| 17 | E2 | LX_SD2 | DIG OUT | DCDC SD2 switch output to coil | Open |
| 18 | E1 | VSUP_SD2 | SUP IN | DCDC SD2 pos supply terminal | Always needed |
| 19 | C3 | FB_SD1 | ANA IN | DCDC SD1 Feedback pin | Open |
| 20 | D2 | PVSS_SD1 | GND | DCDC SD1 neg supply terminal | Always needed |
| 21 | C2 | LX_SD1 | DIG OUT | DCDC SD1 switch output to coil | Open |
| 22 | C1 | VSUP_SD1 | SUPIN | DCDC SD1 pos supply terminal | Always needed |
| 23 | B1 | V2_5 | ANA OUT | Internal 2.5 V regulator output | Always needed |
| 24 | A1 | SCL | DIG IN | 2-wire Serial IF Clock Input | Open |
| 25 | B2 | SDA | DIG IO | 2-wire Serial IF Data IO | Open |
| 26 | B3 | ON | DIG IN | Power Up Input | Open |
| 27 | A2 | XRES | DIG IO | Reset IO, external pull-up resistor needed | Always needed |


| Pin Number |  |  |  |  |  |
| :---: | :---: | :--- | :--- | :--- | :--- |
| QFN | WLP |  | Pin Name | Pin Type |  |
| 28 | A3 | GPIO2 | ANA IO | General Purpose IO 2 | Open |
| 29 | C4 | GPIO1 | ANA IO | General Purpose IO 1 | Open |
| 30 | A4 | VSSA | GND | GND Reference for analog blocks | Always needed |
| 31 | B4 | FB_SD5 | ANA IN | DCDC SD5 Feedback pin | Open |
| 32 | A5 | PVSS_SD5 | GND | DCDC SD5 neg supply terminal | Always needed |
| 33 |  | VSS | GND | Exposed Pad | Always needed |

## Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 6:
Absolute Maximum Ratings

| Symbol | Parameter |  |  |  |  |  | Min |
| :--- | :--- | :---: | :---: | :---: | :---: | :--- | :--- |
| Max |  |  |  |  |  |  | Units |
|  | Supply Voltage to Ground 5V Parameters <br> pins | -0.5 | 7.0 | V | Applicable for pins: <br> VSUP_SDx, VIN_LDOx, SCLK, SDA, <br> ON, XRES, GPIOx, LX_SDx |  |  |
|  | Supply Voltage to Ground 3V <br> pins | -0.5 | 5.0 | V | Applicable for pins: <br> V2_5, LDOx, FB_SDx |  |  |
|  | Voltage Difference between <br> Ground Terminals | -0.3 | 0.3 | V | Applicable for pins: <br> VSSA, PVSS_SDx, Exposed Pad |  |  |
|  | Input Current <br> (latch-up immunity) | -100 | 100 | mA | Norm: JEDEC JESD78 |  |  |


| Symbol | Parameter | Min | Max | Units | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Temperature (Soldering) |  |  |  |  |  |
| $\mathrm{T}_{\text {BODY }}$ | Package Body Temperature |  | +260 | ${ }^{\circ} \mathrm{C}$ | 32-pin QFN: <br> Norm IPC/JEDEC J-STD-020 ${ }^{(2)}$ <br> The lead finish for Pb-free leaded packages is matte tin $(100 \% \mathrm{Sn})$ |
| $\mathrm{T}_{\text {BODY }}$ | Package Body Temperature |  | +260 | ${ }^{\circ} \mathrm{C}$ | 36-ball WL-CSP: <br> Norm IPC/JEDEC J-STD-020 ${ }^{(2)}$ |
| MSL ${ }_{\text {QFN }}$ | Moisture Sensitive Level |  |  |  | Represents a maximum floor life time of 168 h |
| MSL ${ }_{\text {WL-CSP }}$ | Moisture Sensitive Level |  |  |  | Represents an unlimited floor life time |

## Note(s) and/or Footnote(s):

1. Depending on actual PCB layout and PCB used.
2. The reflow peak soldering temperature (body temperature) is specified according IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non hermetic Solid State Surface Mount Devices

Electrical Characteristics
All limits are guaranteed. The parameters with min and max values are guaranteed with production tests or SQC (Statistical Quality Control) methods.

Figure 7:
Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IN}}$ | Input Voltage range | Pin $V_{\text {SUP }}$ | 2.7 |  | 5.5 | V |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | Normal operating current. With bit Low_power_on = 0; only V2_5 active |  | 155 | 200 | $\mu \mathrm{A}$ |
| ILOWPOWER | Low-Power Quiescent Current | Normal operating current. With bit Low_power_on = 1; only V2_5 active |  | 110 |  |  |
| $l_{\text {POWEROFF }}$ | Shutdown Current | With bit power_off = 1 ; only V2_5 is active in power OFF mode. <br> Not tested, guaranteed by design |  | 7 | 20 |  |

Electrical Characteristics: $\mathrm{V}_{\text {SUP }}=3.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}<\mathrm{V}_{\mathrm{IN}}-0.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{AMB}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, typ. values $@ \mathrm{~T}_{\mathrm{AMB}}=+25^{\circ} \mathrm{C}$
(unless otherwise specified)

## Detailed Description -

Power Management Functions

## Step Down DCDC Converter

The step-down converter is a high-efficiency fixed frequency current mode regulator. By using low resistance internal PMOS and NMOS switches, efficiency up to $95 \%$ can be achieved. The fast switching frequency allows using small inductors, without increasing the current ripple. The unique feedback and regulation circuit guarantees optimum load and line regulation over the whole output voltage range, up to an output current of 1 A , with an output capacitor of only $10 \mu \mathrm{~F}$. The implemented current limitation protects the DCDC Converter and the coil during overload condition.

Figure 8:
Step Down DC/DC Converter Block Diagram


DC/DC buck burst mode: Shows the DC/DC switching waveforms for low noise operation.

## Mode Settings

To allow optimized performance in different applications, there are bit settings possible, to get the best compromise between high efficiency and low input/output ripple.

## Low-Ripple, Low-Noise Operation

Low-ripple, low-noise operation can be enabled by setting bit sd_low_noise $=1$.

In this mode there is no minimum coil current necessary before switching OFF the PMOS. As long as the load current is superior to the ripple current, the device operates in continuous mode. When the load current gets lower, the discontinuous mode is triggered. Resultant the auto-zero comparator stops the NMOS conduction to avoid load discharger and the duty cycle is reduced down to $\mathrm{t}_{\text {MIN_ON }}$ to keep the regulation loop stable. This results in a very low ripple and noise, but decreased efficiency at light loads, especially at low input to output voltage differences.
Only in the case the load current gets so small, that less than the minimum on time of the PMOS would be needed to keep the loop in regulation, the regulator will enter low power mode operation.
The crossover point is about 15 mA for $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}$, $1 \mu \mathrm{H}, 4 \mathrm{MHz}$.

Figure 9:
DC/DC Buck Low Noise Mode


## High-Efficiency Operation (Default Setting)

High-efficiency operation is enabled by setting bit sd_low_noise $=0$.
In this mode there is a minimum coil current necessary before switching OFF the PMOS. Resultant there are less pulses
necessary at low output loads, and therefore the efficiency increases. As drawback, this mode increases the ripple up to a higher output current.
The crossover point to low power mode is already reached at reasonable high output currents. (e.g. @110mA for $\mathrm{V}_{\mathrm{IN}}=3 \mathrm{~V}$,
$V_{\text {OUT }}=1.2 \mathrm{~V}, 1 \mu \mathrm{H}, 4 \mathrm{MHz}$ )

Figure 10:
DC/DC Buck High Efficiency Mode

DC/DC buck burst mode: Shows the DC/DC switching waveforms for high efficiency operation


## Low Power Mode Operation (Automatically Controlled)

As soon as the output voltage stays above the desired target value for a certain time, some internal blocks will be powered down leaving the output floating to lower the power consumption. Normal operation starts as soon as the output drops below the target value for a similar amount of time. To minimize the accuracy error some internal circuits are kept powered to assure a minimized output voltage ripple.

Two addition guard bands, based on comparators, are set at $\pm 5 \%$ of the target value to react quickly on large over/undershoots by immediately turning on the output drivers without the normal time delays. This ensures a minimized ripple also in very extreme load conditions.

## DVM (Dynamic Voltage Management)

To minimize the over-/undershoot during a change of the output voltage, the DVM can be enabled. With DVM the output voltage will ramp up/down with a selectable slope after the new value was written to the registers. Without DVM the slew rate of the output voltage is only determined by external components like the coil and load capacitor as well as the load current.
DVM can be selected for all step-down converters, but only for one at a time. (see $s d_{-} d v m_{-}$select and dvm_time description)

## Fast Regulation Mode

This mode can be used to react faster on sudden load changes and thus minimize the over-/undershoot of the output voltage. This mode needs a 22 uF output capacitor instead the 10 uF one to guarantee the stability of the regulator.

The mode is enabled by setting sd_fast $=1$.

## Selectable Frequency Operation

Especially for very low load conditions, e.g. during a sleep mode of a processor, the switching frequency can be reduced to achieve a higher efficiency. The frequency can be set to 2,3 or 4 MHz and this mode is selected by setting sd_freq and sd_fsel to the appropriate values.

## 100\% PMOS ON Mode for Low Dropout Regulation

For low input to output voltage difference the DCDC converter can use 100\% duty cycle for the PMOS transistor, which is then in LDO mode.

## Step Down Converter Configuration Modes

The step down dc/dc converters have two configuration modes to deliver different output currents for the applications. The operating mode is selected by setting the bit sd2_slave, sd4_slave and sd5_slave (the default is set by the Boot-OTP).

Figure 11:
DCDC Step Down Normal Operating Mode


Normal Operating Mode: sd2_slave $=0, s d 4$ _slave $=0, s d 5$ _slave $=0$

Figure 12:
DCDC Step Down SD3/SD4 Operating Mode


SD3/SD4 Operating Mode: sd2_slave $=0, s d 4 \_$slave $=1, s d 5$ _slave $=0$
Figure 13:
DCDC Step Down SD1/SD2 \& SD3/SD4 Operating Mode


SD3/SD4 \& SD4/SD5 Operating Mode: $s d 2$ _slave $=1, s d 4 \_$slave $=1$, $s d 5$ _slave $=0$

Figure 14:
DCDC Step Down SD3/SD4/SD5 Operating Mode


SD3/SD4/SD5 Operating Mode: $s d 2$ _slave $=0$, sd4_slave $=1$, sd5_slave $=1$

Figure 15:
DCDC Step Down SD1/SD2 \& SD3/SD4/SD5 Operating


SD1/SD2 \& SD3/SD4/SD5 Operating Mode: sd2_slave $=1$, sd4_slave $=1$, sd5_slave $=1$

## Parameters

Figure 16:
Step Down DCDC Converter Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IN}}$ | Input Voltage | Pin $\mathrm{V}_{\text {Sup }}$ | 2.7 |  | 5.5 | V |
| $\mathrm{V}_{\text {OUT }}$ | Regulated Output Voltage |  | 0.6125 |  | 3.35 | v |
| $V_{\text {OUt_TOL }}$ | Output Voltage Tolerance | min. 40 mV | -3 |  | +3 | \% |
| lıimit | Current Limit |  |  | 1.2 |  | A |
| $\mathrm{R}_{\text {PMOS }}$ | P-switch ON resistance |  |  | 0.25 | 0.5 | $\Omega$ |
| $\mathrm{R}_{\text {NMOS }}$ | N -switch ON resistance |  |  | 0.25 | 0.5 | $\Omega$ |
| $\mathrm{f}_{\text {sw }}$ | Switching Frequency | sdX_frequ $=1$ <br> sdX_fsel = 1 <br> fclk_int $=4 \mathrm{MHz}$ |  | 4 |  | MHz |
|  |  | sdX_frequ $=1$ <br> sdX_fsel = 0 <br> fclk_int $=4 \mathrm{MHz}$ |  | 3 |  | MHz |
|  |  | $s d X \_$frequ $=0$ <br> sdX_fsel = 0 <br> fclk_int $=4 \mathrm{MHz}$ |  | 2 |  | MHz |
| ${ }_{\text {load }}$ | Load Current | $\mathrm{V}_{\text {OUT }} \leq 1.8 \mathrm{~V}$ | 0 |  | 1 | A |
|  |  | $\mathrm{V}_{\text {OUT }}>1.8 \mathrm{~V}$ | 0 |  | 0.7 |  |
| ISUP_DCDC | Current Consumption | Operating Current without Load |  | 60 |  | $\mu \mathrm{A}$ |
|  |  | Shutdown Current |  | 0.1 |  |  |
| $\mathrm{t}_{\text {MIN_ON }}$ | Minimum ON Time |  |  | 40 |  | ns |
| $\eta_{\text {EFF }}$ | Efficiency | See figures below |  |  |  | \% |

Figure 17:
Step Down DCDC External Components

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| C FB_SDx | Output Capacitor | Ceramic X5R or X7R | 8 | 10 |  | $\mu \mathrm{~F}$ |
| CVSUP_SDx | Input Capacitor | Ceramic X5R or X7R |  | 2.2 |  | $\mu \mathrm{~F}$ |


| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{L}_{\text {SDx }}$ | Inductor | 4 MHz operation |  | 1 |  | $\mu \mathrm{H}$ |
|  |  | 3 MHz operation |  | 1 |  |  |
|  |  | 2 MHz operation |  | 2.2 |  |  |

Figure 18:
DCDC SD1 Efficiency vs. Output Current


SD1 Efficiency vs. Output Current: $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}, 3 \mathrm{MHz}$ operation, XFL 40201 uH coil, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Figure 19:
DCDC SD1 Efficiency vs. Output Current


SD1 Efficiency vs. Output Current: $\mathrm{V}_{\mathrm{IN}}=3.0 \mathrm{~V}, 3 \mathrm{MHz}$ operation, $\mathrm{XFL} 40201 \mu \mathrm{H}$ coil, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

Figure 20:
DCDC SD1 Efficiency vs. Output Current


SD1 Efficiency vs. Output Current: $\mathrm{V}_{\text {IN }}=3.7 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V} / 2.5 \mathrm{~V}, 3 \mathrm{MHz}$ operation, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

Figure 21:
DCDC SD1 + SD2 Efficiency vs. Output Current



SD1 + SD2 Efficiency vs. Output Current: $\mathrm{V}_{\text {IN }}=3.7 \mathrm{~V}, 3 \mathrm{MHz}$ operation, $\mathrm{XFL} 40201 \mu \mathrm{H}$ coil, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

Figure 22:
DCDC SD1 + SD2 Efficiency vs. Output Current


SD1 + SD2 Efficiency vs. Output Current: $\mathrm{V}_{\mathrm{IN}}=3.0 \mathrm{~V}, 3 \mathrm{MHz}$ operation, XFL4020 $1 \mu \mathrm{H}$ coil, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$
Figure 23:
DCDC SD1 + SD2 Efficiency vs. Output Current

SD1 + SD2 Efficiency vs. Output Current: $\mathrm{V}_{\text {IN }}=3.7 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}, 3 \mathrm{MHz}$ operation, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$


Figure 24:
DCDC SD3 + SD4 + SD5 Efficiency vs. Output Current


SD3 + SD4 + SD5 Efficiency vs. Output Current: $\mathrm{V}_{\mathrm{IN}}=3.7 \mathrm{~V}, 3 \mathrm{MHz}$ operation, XFL4020 $1 \mu \mathrm{H}$ coil, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

Figure 25:
DCDC SD3 + SD4 + SD5 Efficiency vs. Output Current



SD3 + SD4 + SD5 Efficiency vs. Output Current: $\mathrm{V}_{\mathrm{IN}}=3.0 \mathrm{~V}, 3 \mathrm{MHz}$ operation, XFL4020 $1 \mu \mathrm{H}$ coil, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$

Figure 26:
DCDC SD3 + SD4 + SD5 Efficiency vs. Output Current

SD3 + SD4 + SD5 Efficiency vs. Output Current: $\mathrm{V}_{\text {IN }}=3.7 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=1.2 \mathrm{~V}, 3 \mathrm{MHz}$ operation, $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$


Figure 27:
DCDC SD3 + SD4 + SD5 Efficiency vs. Output Current


## Universal IO LDO Regulators

2 universal IO range LDOs offer a wide input ( 1.8 V to 5.5 V ) as well as a wide output ( 0.8 to 3.3 V ) voltage range to be used for general purpose peripheral supply. Up to 300 mA possible output currents are offered with good noise and regulation performance and very low quiescent current even suitable for stand-by power supply.

Figure 28:
Universal IO LDO Block Diagram

AS3709 LDO: Shows the detailed Universal IO LDO Block Diagram


## Parameter

Figure 29:
Universal IO LDO Electrical Characteristics

| Symbol | Parameter | Note | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IN }}$ | Input Voltage Range | Pin VIN_LDOx | 1.75 |  | 5.5 | v |
| V OUT_TOL | Output Voltage Tolerance | Min. 40 mV | -3 |  | +3 | \% |
| $V_{\text {OUT }}$ | Output Voltage Range | Pin LDOx <br> $\mathrm{I}_{\text {Out }}$ < $150 \mathrm{~mA}, 25 \mathrm{mV}$ <br> steps | 0.825 |  | 3.3 | V |
| lout_L | Output current ${ }^{\text {(Note:) }}$ | IdoX_ilimit $=0(150 \mathrm{~mA})$ | 0 |  | 150 | mA |
| limit_L | Current limit ${ }^{\text {(Note:) }}$ |  |  | 300 |  | mA |
| IoUt_H | Output current ${ }^{\text {(Note:) }}$ | IdoX_ilimit $=1$ (300mA) | 0 |  | 300 | mA |
| limit_h | Current limit ${ }^{\text {(Note:) }}$ |  |  | 500 |  | mA |
| R ${ }_{\text {ON }}$ | On resistance | LDO1, LDO2 |  | 0.6 |  | $\Omega$ |
| PSRR | Power supply rejection ratio | $\mathrm{f}=1 \mathrm{kHz}$ | 60 |  |  | dB |
|  |  | $\mathrm{f}=100 \mathrm{kHz}$ | 30 |  |  |  |
| Ioff | Shut down current |  |  | 100 |  | nA |
| ${ }^{1}$ | Quiescent Current | Without load |  | 30 | 43 | $\mu \mathrm{A}$ |
| $\mathrm{t}_{\text {Start }}$ | Startup time | Low current used during start-up |  |  | 500 | us |
| $\mathrm{V}_{\text {LNR }}$ | Line Regulation | Static |  | 0.07 |  | \%/V |
|  |  | Transient; Slope: tr $=15 \mu \mathrm{~s}$; delta 1 V |  | 20 |  | mV |
| $\mathrm{V}_{\text {LDR }}$ | Load Regulation | Static |  | 0.014 |  | $\underset{\mathrm{A}}{\% / \mathrm{m}}$ |
|  |  | Transient; Slope: $\operatorname{tr}=15 \mu \mathrm{~s} ; 1 \mathrm{~mA}->300 \mathrm{~mA}$ |  | 30 |  | mV |

Note: Guaranteed by design and verified by laboratory evaluation and characterization; not production tested

Figure 30:
Universal IO LDO Electrical Characteristics

| Symbol | Parameter | Note | Min | Typ | Max | Unit |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| COUT_LDOx | Output Capacitor | Ceramic X5R or X7R | 0.7 | 2.2 |  | $\mu \mathrm{~F}$ |
| CVIN_LDOx | Input Capacitor | Ceramic X5R or X7R | 1 | 2.2 |  | $\mu \mathrm{~F}$ |

## Low Power LDO V2_5 Regulator

The low power LDO V2_5 is needed to supply the chip core (analog and digital) of the device. It is designed to get the lowest possible power consumption and still offering reasonable characteristics. To ensure high PSRR and stability, a low-ESR ceramic capacitor of min. $0.7 \mu \mathrm{~F}$ must be connected to the output.

## Parameter

Figure 31:
Low Power V2_5 LDO Electrical Characteristics

| Symbol | Parameter | Note | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
|  | Supply Voltage Range | See $V_{\text {SUP }}$ |  |  |  |  |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage |  | 2.4 | 2.5 | 2.6 | V |
| $\mathrm{R}_{\text {ON }}$ | On resistance | Guaranteed by design |  | 50 |  | $\Omega$ |
| $\mathrm{I}_{\text {OFF }}$ | Shut down current |  |  | 100 |  | nA |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | Guaranteed by design, <br> consider chip internal <br> load for measurements |  | 3 |  | $\mu \mathrm{~A}$ |
| $\mathrm{t}_{\text {START }}$ | Startup time |  |  | 200 |  | $\mu \mathrm{~s}$ |

Figure 32:
Universal IO LDO Electrical Characteristics

| Symbol | Parameter | Note | Min | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{V} 2 \_5}$ | Output Capacitor | Ceramic X5R or X7R | 0.7 | 1 |  | $\mu \mathrm{~F}$ |

## Detailed Description - <br> System Functions

## Start-up

## Normal Start-up

During a normal reset cycle (e.g. after the battery is inserted), after $\mathrm{V}_{2}$ _ 5 is above $\mathrm{V}_{\text {POR }}$ and $\mathrm{V}_{\text {SUP }}$ is above ResVoltRise a normal startup happens:

- Configuration of DCDCs (combined mode or separated) is read from the Boot-OTP
- Startup State machine reads out the internal Boot-OTP
- Reset-Timer is set by the Boot-OTP
- The reset is released when the Reset Timer expires (external pin XRES)


## Parameter

Figure 33:
ON Input Start-up Condition

| Symbol | Parameter | Note | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| V ON_IL | ON Low Level Voltage |  |  |  | 0.4 | V |
| V ON_IH | ON High Level Voltage |  | 1.4 |  |  | V |
| ION_PD | ON Pull Down Current |  | 4 | 12 |  | $\mu \mathrm{~A}$ |

Figure 34:
Start-up Flowchart


## Reset

XRES is a low active bi-directional pin. An external pull-up to the periphery supply has to be added. During each reset cycle the following states are controlled by the AS3709:

- Pin XRES is forced to GND
- Normal startup with programmable power-on sequence and regulator voltages
- Reset is active until the programmable reset timer (set by register bits res_timer<2:0>) expires
- All registers are set to their default values after power-on, except the reset control- and status-registers


## RESET Reasons

Reset can be activated from 7 different sources:

- $\mathrm{V}_{\text {POR }}$ has been reached ( $\mathrm{V}_{\text {SUP }}$ reached POR level)
- ResVoltFall was reached ( $\mathrm{V}_{\text {SUP }}$ drops below ResVoltFall)
- Software forced reset
- Power off mode
- External triggered through the pin XRES
- Over-temperature
- ON-key long press


## Voltage Detection

There are two types of voltage dependent resets: $\mathrm{V}_{\text {POR }}$ and $\mathrm{V}_{\text {XRES }} . \mathrm{V}_{\text {POR }}$ monitors the voltage on V 2 _ 5 and $\mathrm{V}_{\text {XRES }}$ monitors the voltage on $V_{\text {SUP }}$ The linear regulator for $\mathrm{V}_{2} \mathrm{~K}^{5}$ is always on and uses the voltage $V_{\text {SUP }}$ as its source. The pin XRES is only released if $\mathrm{V}_{2}$ 5 is above $\mathrm{V}_{\text {POR }}$ and $\mathrm{V}_{\text {SUP }}$ is above ResVoltRise.

## Power OFF

To put the chip into ultralow power mode, write ' 1 ' into power_off.
The chip stays in power off mode until

- The external pin ON is pulled high
- The $\mathrm{V}_{\mathrm{POR}}$ level is touched to start a complete reset cycle

The bit power_off is automatically cleared by this reset cycle.
During power_off state all circuits are shut-off except the Low Power LDO (V2_5). Thus the current consumption of AS3709 is reduced to less than $7 \mu \mathrm{~A}$. The digital part is supplied by $\mathrm{V} 2 \_5$, all other circuits are turned off in this mode, including references and oscillator. Except the reset control registers, all other registers are set to their default value after power-on.

## Software Forced Reset

Writing ' 1 ' into the register bit force_reset immediately starts a reset cycle. The bit force_reset is automatically cleared by this reset.

## External Triggered Reset

If the pin XRES is pulled from high to low by an external source (e.g. microprocessor or button) a reset cycle is started as well.

## Over-temperature Reset

The reset cycle can be started by over-temperature conditions.

## Long ON-key Press

When applying a high level on the ON input pin for $4 \mathrm{~s} / 8 \mathrm{~s}$ (depending on on_reset_delay) a reset is initiated. This is thought as a safety feature when the SW hangs up.

## Parameter

Figure 35:
XRES Input Characteristics

| Symbol | Parameter | Note | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {XRES_IL }}$ | RESET Low Level Voltage |  |  |  | 0.4 | V |
| $\mathrm{~V}_{\text {XRES_IH }}$ | RESET High Level Voltage |  | 1.4 |  |  | V |

Figure 36:
RESET Levels

| Symbol | Parameter | Note | Min | Typ | Max | Uni t |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {POR }}$ | Overall Power On Reset | Monitor voltage on V2_5 power on reset for all internal functions | 1.5 | 2.0 | 2.3 | V |
| V RES_RISE | RESET Level for $\mathrm{V}_{\text {SUP }}$ rising | Monitor voltage on $\mathrm{V}_{\text {SUP }}$ rising level |  | ResVoltRise ${ }^{(1)}$ |  | V |
| $\mathrm{V}_{\text {RES_FALL }}$ | RESET Level for $\mathrm{V}_{\text {SUP }}$ <br> falling | Monitor voltage on $\mathrm{V}_{\text {SUP }}$ falling level |  | 2.7 |  | V |
|  |  | if SupResEn = 1 only |  | ResVoltFall ${ }^{(2)}$ |  | V |


| Symbol | Parameter | Note | Min | Typ | Max | Uni t |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\underset{K}{V_{\text {RES_MAS }}}$ | Mask time for $\mathrm{V}_{\text {XRES_fall }}$ Duration for $\mathrm{V}_{\text {SUP }}<$ ResVoltFall until a reset cycle is started ${ }^{(3)}$ | FastResEn $=0$ |  | 3 |  | ms |
|  |  | FastResEn $=1$ |  | 4 |  | $\mu \mathrm{s}$ |

## Note(s) and/or Footnote(s):

1. The selection of the range and level is done via OTP. It's recommended to set the ResVoltRise level 200 mV above the ResVoltFall level to have a hysteresis.
2. 2.7 V is the default value, other levels can be set via SW.
3. XRES signal is debounced with the specified mask time for rising- and falling slope of VSUP
4. VRES_FALL is only accepted if the reset condition is longer than VRES_MASK. This guard time is used to avoid a complete reset of the system in case of short drops of VSUP.

Figure 37:
ResVoltRise/ResVoltFall Levels

| Mode | 000 | 001 | 010 | 011 | 100 | 101 | 110 | 111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3.3 V | 2.7 V | 2.8 V | 2.9 V | 3.0 V | 3.1 V | 3.2 V | 3.3 V | 3.4 V |
| 5.0 V | 3.6 V | 3.7 V | 3.8 V | 3.9 V | 4.0 V | 4.1 V | 4.2 V | 4.4 V |

Note: If bit reslevel_ 5 V is " 1 ", then the 5.0 V mode is selected.

## Stand-by

Stand-by allows shutting down a part or the complete system. Stand-by can be terminated by every possible interrupt or GPIO of the PMU. The interrupt has to be enabled and GPIO has to be configured before going to stand-by.

Figure 38:
Stand-by

| State | Description |
| :---: | :---: |
| Enter via GPIO | To enter stand-by mode the following settings have to be done: <br> - Enable just these IRQ sources which should lead to leave stand-by mode. <br> - Make sure that IRQ is inactive (IRQ flags get cleared by register reading) <br> - Set the GPIO to input (gpioX_mode $=0$ ) <br> - Set the GPIO for stand-by control (gpioX_iosf=6) <br> - Set regX_select to define the sequence for going into stand-by for up to 3 regulators <br> - Set regX_voltage_stby if another voltage is needing during stand-by <br> - Define which regulators should be kept powered during stand-by (sdX_stby_on and IdoX_stby_on) <br> - Activate the selected GPIO |
| Enter via SW | To enter stand-by mode the following settings have to be done: <br> - Enable just these IRQ sources which should lead to leave stand-by mode. <br> - Make sure that IRQ is inactive (IRQ flags get cleared by register reading) <br> - Define which regulators should be kept powered during stand-by (sdX_stby_on and IdoX_stby_on) <br> - Set the delay for going into stand-by after the SW command (off_delay) <br> - Set standby_mode_on to 1 |
| Stand-by | V2_5 chip supply is kept ON <br> All other regulators are switched OFF dependent on the bits sdX_stby_on and IdoX_stby_on XRES goes active (can be disabled with standby_reset_disable) and pwr_good goes inactive |
| Leave | The chip will come out of stand-by with <br> - IRQ activation or <br> - GPIO control (if entered via GPIO) <br> Start-Up sequence is provided defined by the boot ROM. |

## Internal References

## Low Power Mode

Use bit low_power_on to activate the Low Power Mode. In this mode the on-chip voltage reference and the temperature supervision comparators are operating in pulsed mode. This reduces the quiescent current of the AS3709 by $45 \mu \mathrm{~A}$ (typ.). Because of the pulsed function some specifications are not fulfilled in this mode (e.g. increased noise), but still the full functionality is available.

Note(s): Low power mode can be controlled by the serial interface.

Figure 39:
Reference Parameter

| Symbol | Parameter | Note | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {CLK }}$ | Accuracy of Internal <br> reference clock | Adjustable by serial interface <br> register clk_int | -12 | $\mathrm{f}_{\mathrm{CLK}}$ | +12 | $\%$ |

## GPIO Pins

The device contains 2 GPIO pins. Each of the pins can be configured as digital input, digital input (with pull-up or pull-down), push-pull output or open drain output (with or without pull-up). When configured as output the output source can be a register bit, or the PWM generator.
The polarity of the input and output signals can be inverted with the corresponding gpioX_invert bit, all further descriptions refer to normal (non-inverted) mode.

Figure 40:
GPIO Block Diagram


GPIO block diagram: Shows the internal structure of the IO pads

Figure 41:
GPIO Pin Characteristics

| Symbol | Parameter | Note | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {GPIO_max }}$ | Max. voltage on GPIO1/2 pins | Pin $V_{\text {SUP }}$ is used as supply for the GPIO pins |  |  | $\begin{gathered} \mathrm{V}_{\text {SUP }}+ \\ 0.3 \end{gathered}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low level output voltage | $\mathrm{I}_{\mathrm{OL}}=+1 \mathrm{~mA}$ <br> digital output |  |  | +0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | $\mathrm{I}_{\mathrm{OH}}=-1 \mathrm{~mA}$; digital push-pull output | $0.8{ }^{*} \mathrm{~V}_{\text {SUP }}$ |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low level input voltage | Digital input |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | High level input voltage | Digital input | 1.4 |  |  | V |
| ILeakage | Leakage current | High impedance |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {pull-up }}$ | Pull-up resistance | if enabled; $\mathrm{V}_{\text {SUP }}=3.6 \mathrm{~V}$ |  | 300 |  | k $\Omega$ |
| $\mathrm{R}_{\text {pull-down }}$ | Pull-down resistance | if enabled; $\mathrm{V}_{\text {SUP }}=3.6 \mathrm{~V}$ |  | 300 |  | k $\Omega$ |

GPIO Pins: Shows the key electrical parameter of the GPIO pins. $\mathrm{V}_{\text {SUP }}=2.7$ to 5.5 V ; unless otherwise mentioned.

## IO Functions

## Normal IO Operation:

If set to input, the logic level of the signal present at the GPIOx pin can be read from gpioX_in. If the output mode is chosen, gpioX_out specifies the logic level of the GPIOx pin.
This mode is also used for the on/off control of the DCDC and LDOs. The selection which regulator is controlled by which GPIO, is done with the gpio_ctrl_sdX or gpio_ctrl_IdoX bits. The gpioX_mode should be set to input.

## Interrupt Output

GPIOx pin logic state is derived from the interrupt signal XINT. Whenever an interrupt is present the GPIOx pin will be pulled high.
The gpioX_mode should be set to output.

## VSUP_Iow Output

GPIOx pin will go high if $\mathrm{V}_{\text {SUP }}$ falls below ResVoltFall and SupResEn $=0$.
The gpioX_mode should be set to output.

## GPIO Interrupt Input

A falling or rising edge will set the gpio_int bit.
The gpioX_mode should be set to input.

## Vselect Input

As long as the GPIOx pin is high the DCDC/LDOs operate with the normal register settings. If the GPIOx pin goes low the settings will change to the ones stored in regX_voltage. The gpioX_mode should be set to input.

Figure 42:
GPIO Vselect Modes

| gpio1_iosf | gpio2_iosf | Vselect mode |
| :---: | :---: | :--- |
| $<>5$ | $<>5$ | No voltage select by GPIO for regulator |
| $<>5$ | 5 | GPIO2 controls regulator selected by reg1_select and reg2_select |
| 5 | $<>5$ | GPIO1 controls regulator selected by reg1_select and reg2_select |
| 5 | 5 | GPIO1 controls regulator selected by reg1_select <br> GPIO2 controls regulator selected by reg2_select |

IO Functions: Shows the 4 different Vselect modes, depending on the setting of gpioX_iosf

## Stand-by and Vselect Input

This mode is very similar to the Vselect mode described in the previous paragraph. In addition to switch between 2 register settings of 2 regulators the chip is set into stand-by mode when the GPIOx pin goes low and wakes up again when the pin is pulled high.
The gpioX_mode should be set to input.
GPIO1 and GPIO2 may be used to control two regulators separately.

Figure 43:
Stand-by and Vselect Modes

| gpio1_iosf | gpio2_iosf | Vselect Mode | Stand-by Control |
| :---: | :---: | :--- | :---: |
| $<>6$ | $<>6$ | no voltage select by GPIO for regulator | No |
| $<>6$ | 6 | GPIO2 controls regulator selected by reg1_select <br> and reg2_select | Yes |
| 6 | $<>6$ | GPIO1 controls regulator selected by reg1_select <br> and reg2_select | Yes |
| 6 | 6 | GPIO1 controls regulator selected by reg1_select <br> GPIO2 controls regulator selected by reg2_select | Yes |

IO Functions: Shows the 4 different Vselect and Stand-by control modes, depending on the setting of gpioX_iosf

## PWRGOOD Output

This signal will go high at the end of the start-up sequence. This can be used as a second reset signal to the processor to e.g. start oscillators.
The gpioX_mode should be set to output.

## Supervisor

All Step-Down DCDCs have an integrated over-current protection.
An over-temperature protection of the chip is also integrated which can be switched on with the serial interface signal temp_pmc_on (enabled by default; it is not recommended to disable the over-temperature protection).

## Temperature Supervision

The chip has two signals for the serial interface: ov_temp_110 and ov_temp_140.
The flag ov_temp_110 is automatically reset if the overtemperature condition is removed, whereas ov_temp_140 has to be reset by the serial interface with the signal rst_ov_temp_140. If the flag ov_temp_140 is set, an automatic reset of the complete chip is initiated. The chip will only start-up when the temperature falls below the T110 level (including hysteresis). The flag ov_temp_140 is not affected by this reset cycle allowing the software to detect the reason for this unexpected shutdown.

Figure 44:
Over-Temperature Protection

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{110}$ | ov_temp_110 rising threshold | 95 | 110 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{140}$ | ov_temp_140 rising threshold | 125 | 140 | 155 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {HYST }}$ | ov_temp_110 and ov_temp_140 hysteresis |  | 5 |  | ${ }^{\circ} \mathrm{C}$ |

## Interrupt Generation

The interrupt controller generates an interrupt request for the host controller as soon as one or more of the bits in the Interrupt $1 . . .2$ register are set by pulling low pin XINT (XINT has to be selected as a GPIO output function). All the interrupt sources can be enabled in the Interrupt Mask $1 . . .2$ register. The Interrupt $1 . . .2$ registers are cleared automatically after the host controller has read them. To prevent the AS3709 device from losing an interrupt event, the register that is read is captured before it is transmitted to the host controller via the serial interface. As soon as the transmission of the captured value is complete a logical AND operation with the bit wise inverted captured value is applied to the register to clear all interrupt bits that have already been transmitted. Clearing the read interrupt bits takes 2 clock cycles, a read access to the same register before the clearing process has completed will yield a value of ' 0 '. Note that an interrupt that has been present at the previous read access will be cleared as well in case it occurs again before the clearing process has completed.
During a read access to one of the interrupt registers, the GPIO pin (GPIO output function) will be released. As soon as the transferred bits of the interrupt register have been cleared the GPIO pin (GPIO output function) will be pulled low in case a new interrupt has occurred in the meantime. By doing so, the interrupt controller will work correctly with host controllers that are edge- and level-sensitive on their interrupt request input. Multiple byte read access is recommended to avoid reading the Interrupt 1 register over and over again in response to a new interrupt that has occurred in the same register (and thus pulling low the GPIO pin) before the Interrupt 2 register has been read.

## 2-Wire-Serial Control Interface

## Feature List

- Fast-mode capability (max. SCL-frequency is 400 kHz )
- 7+1-bit addressing mode
- $60 \mathrm{~h} \times 8$-bit data registers (word address $0 \times 00-0 \times 60$ )
- Write formats: Single-Byte-Write, Page-Write
- Read formats: Current-Address-Read, Random-Read, Sequential-Read
- SDA input delay and SCL spike filtering by integrated RC-components


## $I^{2} C$ Protocol

Figure 45:
2-Wire Serial Symbol Definition

| Symbol | Definition | RW | Note |
| :---: | :---: | :---: | :---: |
| S | Start condition after Stop | R | 1 bit |
| Sr | Repeated Start | R | 1 bit |
| DW | Device address for Write | R | 1000 0010b (80h) |
| DR | Device address for Read | R | 10000011 b (81h) |
| WA | Word address | R | 8 bit |
| A | Acknowledge | W | 1 bit |
| N | No Acknowledge | R | 1 bit |
| reg_data | Register data/write | R | 8 bit |
| data ( n ) | Register data/read | W | 8 bit |
| P | Stop condition | R | 1 bit |
| WA++ | Increment word address internally | R | During acknowledge |
|  | AS3709 (= slave) receive data |  |  |
|  | AS3709 (= slave) transmits data |  |  |

## $I^{2} \mathrm{C}$ Write Access

Byte Write and Page Write formats are used to write data to the slave.

Figure 46:
$I^{2}$ C Byte Write


Figure 47:
$I^{2}$ C Page Write


The transmission begins with the START condition, which is generated by the master when the bus is in IDLE state (the bus is free). The device-write address is followed by the word address. After the word address any number of data bytes can be sent to the slave. The word address is incremented internally, in order to write subsequent data bytes on subsequent address locations.

For reading data from the slave device, the master has to change the transfer direction. This can be done either with a repeated START condition followed by the device-read address, or simply with a new transmission START followed by the device-read address, when the bus is in IDLE state. The device-read address is always followed by the $1^{\text {st }}$ register byte transmitted from the slave. In Read Mode any number of subsequent register bytes can be read from the slave. The word address is incremented internally.

## $I^{2} \mathrm{C}$ Read Access

Random, Sequential and Current Address Read are used to read data from the slave.

Figure 48:
$I^{2}$ C Random Read


Random Read and Sequential Read are combined formats. The repeated START condition is used to change the direction after the data transfer from the master.

The word address transfer is initiated with a START condition issued by the master while the bus is idle. The START condition is followed by the device-write address and the word address.

In order to change the data direction a repeated START condition is issued on the 1 st SCL pulse after the acknowledge bit of the word address transfer. After the reception of the device-read address, the slave becomes the transmitter. In this state the slave transmits register data located by the previous received word address vector. The master responds to the data byte with a not-acknowledge, and issues a STOP condition on the bus.

Figure 49:
$I^{2} \mathrm{C}$ Sequential Read


Sequential Read is the extended form of Random Read, as more than one register-data bytes are transferred subsequently. In difference to the Random Read, for a sequential read the transferred register-data bytes are responded by an acknowledge from the master. The number of data bytes transferred in one sequence is unlimited (consider the behavior
of the word-address counter). To terminate the transmission the master has to send a not-acknowledge following the last data byte and generate the STOP condition subsequently.

Figure 50:
$I^{2}$ C Current Address Read


To keep the access time as small as possible, this format allows a read access without the word address transfer in advance to the data transfer. The bus is idle and the master issues a START condition followed by the Device-Read address. Analogous to Random Read, a single byte transfer is terminated with a not-acknowledge after the $1^{\text {st }}$ register byte. Analogous to Sequential Read an unlimited number of data bytes can be transferred, where the data bytes has to be responded with an acknowledge from the master. For termination of the transmission the master sends a not-acknowledge following the last data byte and a subsequent STOP condition.

## $I^{2}$ C Parameter

Figure 51:
$I^{2}$ C SDA/SCL Characteristics

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | SCL,SDA Low Level input voltage |  |  | 0.4 | V |
| $\mathrm{~V}_{\mathrm{IH}}$ | SCL,SDA High Level input voltage | 1.4 |  |  | V |

## Register Description

Figure 52:
Register Overview

| Addr | Name | <D7> | <D6> | <D5> | <D4> | <D3> | <D2> | <D1> | <D0> |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00h | SD1Voltage | sd1_frequ | sd1_vsel<6:0> |  |  |  |  |  |  |
| 01h | SD2Voltage | sd2_frequ | sd2_vsel<6:0> |  |  |  |  |  |  |
| 02h | SD3Voltage | sd3_frequ | sd3_vsel<6:0> |  |  |  |  |  |  |
| 03h | SD4Voltage | sd4_frequ | sd4_vsel<6:0> |  |  |  |  |  |  |
| 04h | SD5Voltage | sd5_frequ | sd5_vsel<6:0> |  |  |  |  |  |  |
| 05h | LDO1Voltage | Ido1_ilimit | \|do1_vsel<6:0> |  |  |  |  |  |  |
| 06h | LDO2Voltage | Ido2_ilimit | \|do2_vsel<6:0> |  |  |  |  |  |  |
| Och | GPIO1 control | gpio1_invert | gpio1_iosf<6:3> |  |  |  | gpio1_mode<2:0> |  |  |
| 0dh | GPIO2control | gpio2_invert | gpio2_iosf<6:3> |  |  |  | gpio2_mode<2:0> |  |  |
| 10h | SDcontrol | - | Ido2_enable | $\begin{gathered} \text { Ido1_enabl } \\ \text { e } \end{gathered}$ | sd5_enable | sd4_enable | sd3_enable | sd2_enable | sd1_enable |
| 20h | GPIOsignal_out | - |  |  |  | - | - | gpio2_out | gpio1_out |
| 21h | GPIOsignal_in | - |  |  |  | - | - | gpio2_in | gpio1_in |
| 22h | Reg1_Voltage | reg1_voltage<7:0> |  |  |  |  |  |  |  |
| 23h | Reg2_Voltage | reg2_voltage<7:0> |  |  |  |  |  |  |  |
| 24h | Reg_control | reg2_select<7:4> |  |  |  | reg1_select<3:0> |  |  |  |
| 25h | GPIOctrl_sd | gpio_ctrl_sd4<7:6> |  | gpio_ctrl_sd3<5:4> |  | gpio_ctrl_sd2<3:2> |  | gpio_ctrl_sd1<1:0> |  |


| Addr | Name | <D7> | <D6> | <D5> | <D4> | <D3> | <D2> | <D1> | <D0> |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 26h | GPIOctrl_Ido | - | - | gpio_ctrl_Ido2<5:4> |  | gpio_ctrl_Ido1<3:2> |  | gpio_ctrl_sd5<1:0> |  |
| 29h | SD_control3 | sd5_slave | sd4_slave | sd2_slave | sd5_fsel | sd5_fast | $\begin{gathered} \text { sd5_low_nois } \\ \mathrm{e} \end{gathered}$ |  |  |
| 30h | SD_control1 | $\underset{\mathrm{e}}{\text { sd4_low_nois }}$ | $\underset{\mathrm{e}}{\text { sd3_low nois }}$ | $\begin{aligned} & \text { sd2_low_no } \\ & \text { ise } \end{aligned}$ | $\begin{gathered} \text { sd1_low_noi } \\ \text { se } \end{gathered}$ | sd4_fast | sd3_fast | sd2_fast | sd1_fast |
| 31h | SD_control2 | sd_dvm_select<7:6> |  | dvm_time<5:4> |  | sd4_fsel | sd3_fsel | sd2_fsel | sd1_fsel |
| 32h | Supply_voltage_ monitor | FastResEn | SupResEn | ResVoltFall<5:3> |  |  | ResVoltRise<2:0> |  |  |
| 33h | Startup_control | - |  |  |  |  |  | reslevel_5v | power_off_ at_vsuplow |
| 34h | ResetTimer | - | stby_reset_dis able | auto_off | off_delay<4:3> |  | res_timer<2:0> |  |  |
| 35h | ReferenceContro I | $\begin{gathered} \text { on_reset_del } \\ \text { ay } \end{gathered}$ | - | clk_div2 | $\begin{aligned} & \text { standby_mo } \\ & \text { de_on } \end{aligned}$ | clk_int<3:1> |  |  | low_power_ on |
| 36h | ResetControl | onkey_reset | reset_reason<6:3> |  |  |  | on_input | power_off | force_reset |
| 37h | Overtemperatur eControl | tco_140_a | tco_110_a | temp_test<5:4> |  | $\begin{gathered} \text { rst_ov_temp_ } \\ 140 \end{gathered}$ | ov_temp_140 | $\begin{gathered} \text { ov_temp_1 } \\ 10 \end{gathered}$ | temp_pmc_ on |
| 39h | $\begin{aligned} & \text { Reg_standby_m } \\ & \text { od1 } \end{aligned}$ | $\begin{gathered} \text { disable_regp } \\ \text { d } \end{gathered}$ | Ido2_stby_on | $\begin{gathered} \text { Ido1_stby_ } \\ \text { on } \end{gathered}$ | sd5_stby_on | sd4_stby_on | sd3_stby_on | $\begin{gathered} \text { sd2_stby_o } \\ \text { n } \end{gathered}$ | sd1_stby_on |
| 73h | RegStatus | - |  |  | sd5_Iv | sd4_Iv | sd3_lv | sd2_Iv | sd1_lv |
| 74h | InterruptMask1 | LowVsup_int_ m | ovtmp_int_m | onkey_int_ m | $\underset{\mathrm{m}}{\text { sd5_Iv_int_ }}$ | sd4_lv_int_m | sd3_lv_int_m | $\underset{\mathrm{m}}{\text { sd2_Iv_int_ }}$ | $\underset{\mathrm{m}}{\text { sd1_Iv_int_ }}$ |
| 75h | InterruptMask2 | - |  |  |  |  |  | gpio_restar t_int_m | gpio_int_m |


| Addr | Name | <D7> | <D6> | <D5> | <D4> | <D3> | <D2> | <D1> | <D0> |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 77h | InterruptStatus1 | LowBat_int_i | ovtmp_int_i | onkey_int_i | sd5_lv_int_i | sd4_Iv_int_i | sd3_lv_int_i | sd2_Iv_int_i | sd1_lv_int_i |
| 78h | InterruptStatus2 | - |  |  |  |  |  | gpio_restar t_int_i | gpio_int_i |
| 90h | ASIC_ID1 | asic_id1<7:0> |  |  |  |  |  |  |  |
| 91h | ASIC_ID2 | fab_id<7:4> |  |  |  | revision<3:0> |  |  |  |

## Detailed Register Description

Figure 53:
SD1 Voltage Register (Address 00h)

| Addr: 00h |  | SD1Voltage |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | sd1_frequ | 0 | RW | Selects between high and low frequency dependent on sd1_fsel <br> $0: 2 \mathrm{MHz}$ if $s d 1 \_$fsel $=0,3 \mathrm{MHz}$ if $s d 1 \_f s e l=1$ <br> $\mathbf{1 : 3 M H z}$ if sd1_fsel=0, 4MHz if sd1_fsel=1 |
| 6:0 | sd1_vsel | 'b0000000 | RW | The voltage select bits set the SD1 output voltage level and power the SD1 converter down. <br> 00h : SD1 powered down <br> 01h-40h : V_SD1 $=0.6 \mathrm{~V}+$ sd1_vsel* ${ }^{*} 12.5 \mathrm{mV}$ <br> 41h-70h:V_SD1 $=1.4 \mathrm{~V}+($ sd1_vsel-40h)* 25 mV <br> 71h-7Fh:V_SD1=2.6V+(sd1_vsel-70h)*50mV |

Figure 54:
SD2Voltage Register (Address 01 h)

| Addr: 01h |  | SD2Voltage |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | sd2_frequ | 0 | RW | Selects between high and low frequency dependent on sd2_fsel <br> $\mathbf{0}: 2 \mathrm{MHz}$ if sd2_fsel=0,3MHz if sd2_fsel=1 <br> $1: 3 \mathrm{MHz}$ if sd2_fsel=0,4 4 MHz if sd2_fsel=1 |
| 6:0 | sd2_vsel | $\begin{aligned} & \text { booo } \\ & 0000 \end{aligned}$ | RW | The voltage select bits set the SD2 output voltage level and power the SD2 converter down. <br> 00h : SD2 powered down <br> $01 \mathrm{~h}-40 \mathrm{~h}: \mathrm{V}$ _SD2=0.6V+sd2_vsel* 12.5 mV <br> 41h-70h:V_SD2=1.4V+(sd2_vsel-40h)*25mV <br> 71h-7Fh:V_SD2=2.6V+(sd2_vsel-70h)*50mV |

Figure 55:
SD3Voltage Register (Address 02h)

| Addr: 02h |  | SD3Voltage |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | sd3_frequ | 0 | RW | Selects between high and low frequency dependent on sd3_fsel <br> $0: 2 \mathrm{MHz}$ if sd3_fsel=0, 3 MHz if sd3_fsel=1 <br> $\mathbf{1 : 3 M H z}$ if sd3_fsel=0,4MHz if sd3_fsel=1 |
| 6:0 | sd3_vsel | $\begin{aligned} & \text { 'b000 } \\ & 0000 \end{aligned}$ | RW | The voltage select bits set the SD3 output voltage level and power the SD3 converter down. <br> 00h: SD3 powered down <br> 01h-40h : V_SD3 $=0.6 \mathrm{~V}+$ sd3_vsel* ${ }^{*} 12.5 \mathrm{mV}$ <br> 41h-70h: V_SD3=1.4V+(sd3_vsel-40h)*25mV <br> 71h-7Fh:V_SD3=2.6V+(sd3_vsel-70h)*50mV |

Figure 56:
SD4Voltage Register (Address 03h)

\left.| Addr: 03h |  | SD4Voltage |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit | Bit Name | Default | Access | Bit Description |$\right\}$

Figure 57:
SD5Voltage Register (Address 04h)

| Addr: 04h |  | SD5Voltage |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | sd5_frequ | 0 | RW | Selects between high and low frequency dependent on sd5_fsel <br> $0: 2 \mathrm{MHz}$ if sd3_fsel=0, 3 MHz if sd3_fsel=1 <br> $\mathbf{1 : 3 M H z}$ if sd3_fsel=0,4MHz if sd3_fsel=1 |
| 6:0 | sd5_vsel | $\begin{aligned} & \text { 'b000 } \\ & 0000 \end{aligned}$ | RW | The voltage select bits set the SD5 output voltage level and power the SD5 converter down. <br> 00h : SD5 powered down <br> 01h-40h : V_SD4=0.6V+sd4_vsel* 12.5 mV <br> 41h-70h : V_SD4=1.4V+(sd4_vsel-40h)*25mV <br> 71h-7Fh:V_SD4=2.6V+(sd4_vsel-70h)*50mV |

Figure 58:
LD01Voltage Register (Address 05h)

| Addr: 05h |  | LD01Voltage |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | Ido1_ilimit | 0 | RW | Sets limit of LDO1 <br> 0: 150mA operating range <br> 1:300mA operating range |
| 6:0 | Ido1_vsel | 'b00 0000 | RW | The voltage select bits set the LDO1 output voltage 0.825 V ... $3.3 \mathrm{~V}, 25 \mathrm{mV}$ steps <br> 00h : LDO1 off <br> 01h-24h :V_LDO1=0.8V+ldo1_vsel* 25 mV <br> 25h-3fh : Do not use <br> 40h-7Fh : V_LDO1=1.725V+(Ido1_vsel-40h)*25mV |

Figure 59:
LDO2Voltage Register (Address 06h)

| Addr: 06h |  | LDO2Voltage |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit | Bit Name | Default | Access | Bit Description |

Figure 60:
GPIO1 control Register (Address 0ch)

| Addr: Och |  | GPIO1control |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | gpio1_invert | 0 | RW | Invert GPIO1 input/output <br> 0 : Normal mode <br> 1 : Invert input or output |
| 6:3 | gpio1_iosf | 'b0000 | RW | ```Select the GPIO1 special function 0 : Normal I/O operation 1 : Interrupt output 2 :VSUP_low output 3 : GPIO interrupt input 4: NA 5 : Vselect input, (apply on reg1_select and reg2_select, if gpio2_iosf =5 then apply on reg1_select only) 6 : standby + Vselect + restart interrupt input 7 : pwr_good output 8 : NA 9:NA 10 : NA 11 : NA 12 : NA 13 : NA 14 : NA 15 : NA``` |
| 2:0 | gpio1_mode | 'b011 | RW | Selects the GPIO1 mode (I, I/O, Tri, Pulls) <br> 0 : Input <br> 1 : Output (push and pull) <br> 2 : IO (open drain, only NMOS is active) <br> 3 : NA <br> 4 : Input with pullup <br> 5 : Input with pulldown <br> 6 : IO (open drain (NMOS) with pullup) <br> 7:NA |

Figure 61:
GPIO2control Register (Address 0dh)

| Addr: 0dh |  | GPIO2control |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | gpio2_invert | 0 | RW | Invert GPIO2 input/output <br> 0 : Normal mode <br> 1 : Invert input or output |
| 6:3 | gpio2_iosf | 'b0000 | RW | Select the GPIO2 special function <br> 0 : Normal i/o operation <br> 1 : Interrupt output <br> 2 :VSUP_low output <br> 3 : GPIO interrupt input <br> 4:NA <br> 5 : Vselect input, (apply on reg1_select and reg2_select, if gpio1_iosf=5 then apply on reg2_select only) <br> 6 : standby + Vselect + restart interrupt input <br> 7 : pwr_good output <br> 8 : NA <br> 9 : NA <br> 10 : NA <br> 11 : NA <br> 12 : NA <br> 13 : NA <br> 14:NA <br> 15 : NA |
| 2:0 | gpio2_mode | 'b011 | RW | Selects the GPIO2 mode (I, I/O, Tri, Pulls) <br> 0 : Input <br> 1 : Output (push and pull) <br> 2 : IO (open drain, only NMOS is active) <br> 3 : NA <br> 4 : Input with pullup <br> 5 : Input with pulldown <br> 6 : IO (open drain (NMOS) with pullup) <br> 7:NA |

Figure 62:
SDcontrol Register (Address 10h)

| Addr: 10h |  | SDcontrol |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | - | 'b0 | N/A | Do not use |
| 6 | Ido2_enable | 'b1 | RW | Global LDO2 enable <br> $\mathbf{0}:$ LDO2 off <br> $\mathbf{1}:$ LDO2 on |
| 5 | Ido1_enable | 'b1 | RW | Global LDO1 enable <br> $\mathbf{0}::$ DO1 off <br> $\mathbf{1}:$ LDO1 on |
| 4 | sd5_enable | 'b1 | RW | Global stepdown5 enable <br> $\mathbf{0}: \leq \mathrm{SD}$ off <br> $\mathbf{1}:$ SD on |
| 3 | sd4_enable | 'b1 | RW | Global stepdown4 enable <br> $\mathbf{0}:$ SD off <br> $\mathbf{1}:$ SD on |
| 2 | sd3_enable | 'b1 | RW | Global stepdown3 enable <br> $\mathbf{0}:$ SD off <br> $\mathbf{1}:$ SD on |
| 1 | sd2_enable | 'b1 | RW | Global stepdown2 enable <br> $\mathbf{0}:$ SD off <br> $\mathbf{1}:$ SD on |
| 0 | sd1_enable | 'b1 | RW | Global stepdown1 enable <br> $\mathbf{0}:$ SD off <br> $\mathbf{1}:$ SD on |

Figure 63:
GPIOsignal_out Register (Address 20h)

| Addr: 20h |  | GPIOsignal_out |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit | Bit Name | Default | Access | Bit Description |
| $7: 2$ | - | 'b0000 | N/A | Do not use |
| 1 | gpio2_out | 0 | RW | This bit determines the output signal of the GPIO2 pin <br> when selected as output source. |
| 0 | gpio1_out | 0 | RW | This bit determines the output signal of the GPIO1 pin <br> when selected as output source. |

Figure 64:
GPIOsignal_in Register (Address 21h)

| Addr: 21h |  | GPIOsignal_in <br> Bit Bit Name |  | Default |
| :---: | :---: | :---: | :---: | :--- |
| Access | Bit Description |  |  |  |
| $7: 2$ | - | 'b0000 | N/A | Do not use |
| 1 | gpio2_in | 0 | RO | This bit reflects the logic level of the GPIO2 pin when <br> configured as digital input pin. |
| 0 | gpio1_in | 0 | RO | This bit reflects the logic level of the GPIO1 pin when <br> configured as digital input pin. |

Figure 65:
Reg1_Voltage Register (Address 22h)

| Addr: 22h |  | Reg1_Voltage |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit | Bit Name | Default | Access | Bit Description |
| $7: 0$ | reg1_voltage | 'b0000 0000 | RW | This register is mapped to the register address <br> Oh+Reg1_select, if gioX_iosf = 5 or 6 (Vselect input), <br> and input = 1.This feature allows voltage switching of a <br> predefined regulator with just one GPIO input. <br> $\mathbf{0 . . F F h}:$ Selects voltage and frequency bits of DCDC |

Figure 66:
Reg2_Voltage Register (Address 23h)

| Addr: 23h |  | Reg2_Voltage |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit | Bit Name | Default | Access | Bit Description |
| 7:0 | reg2_voltage | 'b0000 0000 | RW | This register is mapped to the register address <br> Oh+Reg1_select, if gioX_iosf=5 or 6 (Vselect input), and <br> input = 1, This feature allows voltage switching of a <br> predefined regulator with just one GPIO input <br> $0 .$. FFh : Selects voltage and frequency bits of DCDC |

Figure 67:
Reg_control Register (Address 24h)

| Addr: 24h |  | Reg_control <br> Bit |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit Name | Default | Access | Bit Description |  |
| $7: 4$ | reg2_select | 'b1111 | RW | Selects regulator for mapping feature; if reg_select2 $\geq$ <br> OCh, then feature is disabled. |
| $3: 0$ | reg1_select | 'b1111 | RW | Selects regulator for mapping feature; if reg_select1 $\geq$ <br> 0Ch, then feature is disabled. |

Figure 68:
GPIOctrl_sd Register (Address 25h)

| Addr: 25h |  | GPIOctrl_sd |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7:6 | gpio_ctrl_sd4 | 'b00 | RW | Enable GPIO control of DCDC SD4. GPIO ctrl only enabled, <br> if sd4_vsel >0 <br> 0 : No GPIO control <br> 1 : Controlled by GPIO1 <br> 2 : Controlled by GPIO2 <br> 3 :NA |
| 5:4 | gpio_ctrl_sd3 | 'b00 | RW | Enable GPIO control of DCDC SD3. GPIO ctrl only enabled, <br> if sd3_vsel > 0 <br> 0 : No GPIO control <br> 1 : Controlled by GPIO1 <br> 2 : Controlled by GPIO2 <br> 3:NA |
| 3:2 | gpio_ctrl_sd2 | 'b00 | RW | Enable GPIO control of DCDC SD2. GPIO ctrl only enabled, <br> if sd2_vsel > 0 <br> 0 : No GPIO control <br> 1 : Controlled by GPIO1 <br> 2 : Controlled by GPIO2 <br> 3 :NA |
| 1:0 | gpio_ctrl_sd1 | 'b00 | RW | Enable GPIO control of DCDC SD1. GPIO ctrl only enabled, <br> if sd1_vsel >0 <br> 0 : No GPIO control <br> 1 : Controlled by GPIO1 <br> 2 : Controlled by GPIO2 <br> 3 :NA |

Figure 69:
GPIOctrl_Ido Register (Address 26h)

| Addr: 26h |  | GPIOctrl_Ido |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7:6 | - | 'b00 | N/A | - |
| 5:4 | gpio_ctrl_Ido2 | 'b00 | RW | Enable GPIO control of LDO2. GPIO ctrl only enabled, if Ido2_vsel > 0 <br> 0 : No GPIO control <br> 1 : Controlled by GPIO1 <br> 2 : Controlled by GPIO2 <br> 3 : NA |
| 3:2 | gpio_ctrl_Ido1 | 'b00 | RW | Enable GPIO control of LDO1. GPIO ctrl only enabled, if ldo1_vsel > 0 <br> 0 : No GPIO control <br> 1 : Controlled by GPIO1 <br> 2 : Controlled by GPIO2 <br> 3 : NA |
| 1:0 | gpio_ctrl_sd5 | 'b00 | RW | Enable GPIO control of SD5. GPIO ctrl only enabled, if sd5_vsel > 0 <br> 0 : No GPIO control <br> 1 : Controlled by GPIO1 <br> 2 : Controlled by GPIO2 <br> 3 : NA |

Figure 70:
SD_control3 Register (Address 29h)

| Addr: 29h |  | SD_control3 |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | sd5_slave | 0 | RW | Enables slave mode of SD5 <br> $\mathbf{0}$ : Normal mode of SD5 <br> $\mathbf{1}$ : SD5 is slave of SD3 |
| 7 | sd4_slave | 0 | RW | Enables slave mode of SD4 <br> $\mathbf{0}$ : Normal mode of SD4 <br> $\mathbf{1}$ : SD4 is slave of SD3 |
| 5 | sd2_slave | 0 | RW | Enables slave mode of SD2 <br> 0 : Normal mode of SD2 <br> 1 : SD2 is slave of SD1 |
| 4 | sd5_fsel | 0 | RW | Selects between high and low frequency range $0: 2$ or 3 MHz frequency (selectable by sd5_frequ) $\mathbf{1 : 3}$ or 4 MHz frequency (selectable by sd5_frequ) |
| 3 | sd5_fast | 0 | RW | Selects a faster regulation mode for SD5 suitable for larger load changes. <br> 0 : Normal mode, Cext=10 $\mu \mathrm{F}$ <br> 1 : Fast mode, Cext $=22 \mu \mathrm{~F}$ required |
| 2 | sd5_low_noise | 0 | RW | Enables low noise mode of SD5. If enabled smaller current pulses and output ripple is activated. <br> 0 : Normal mode. <br> Minimum current pulses of $>100 \mathrm{~mA}$ applied in skip mode. <br> 1 : Low noise mode. Only minimum on time applied in skip mode. |
| 1:0 | - | 'b00 | N/A | - |

Figure 71:
SD_control1 Register (Address 30h)

| Addr: 30h |  | SD_control1 |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | sd4_low_noise | 0 | RW | Enables low noise mode of SD4. If enabled smaller current pulses and output ripple is activated. <br> 0 : Normal mode. <br> Minimum current pulses of $>100 \mathrm{~mA}$ applied in skip mode. <br> 1 : Low noise mode. Only minimum on time applied in skip mode. |
| 6 | sd3_low_noise | 0 | RW | Enables low noise mode of SD3. If enabled smaller current pulses and output ripple is activated. <br> 0 : Normal mode. <br> Minimum current pulses of $>100 \mathrm{~mA}$ applied in skip mode. <br> 1 : Low noise mode. Only minimum on time applied in skip mode. |
| 5 | sd2_low_noise | 0 | RW | Enables low noise mode of SD2. If enabled smaller current pulses and output ripple is activated. <br> 0 : Normal mode. <br> Minimum current pulses of $>100 \mathrm{~mA}$ applied in skip mode. <br> 1 : Low noise mode. Only minimum on time applied in skip mode. |
| 4 | sd1_low_noise | 0 | RW | Enables low noise mode of SD1. If enabled smaller current pulses and output ripple is activated. <br> 0 : Normal mode. <br> Minimum current pulses of $>100 \mathrm{~mA}$ applied in skip mode. <br> 1 : Low noise mode. Only minimum on time applied in skip mode. |
| 3 | sd4_fast | 0 | RW | Selects a faster regulation mode for SD4 suitable for larger load changes. <br> 0 : Normal mode, Cext=10 $\mu \mathrm{F}$ <br> 1 : Fast mode, Cext $=22 \mu \mathrm{~F}$ required |
| 2 | sd3_fast | 0 | RW | Selects a faster regulation mode for SD3 suitable for larger load changes. <br> 0 : normal mode, Cext=10 $\mu \mathrm{F}$ <br> 1 : fast mode, Cext $=22 \mu \mathrm{~F}$ required |
| 1 | sd2_fast | 0 | RW | Selects a faster regulation mode for SD2 suitable for larger load changes. <br> 0 : Normal mode, Cext=10 $\mu \mathrm{F}$ <br> 1 : Fast mode, Cext $=22 \mu \mathrm{~F}$ required |
| 0 | sd1_fast | 0 | RW | Selects a faster regulation mode for SD1 suitable for larger load changes. <br> 0 : Normal mode, Cext=10 $\mu \mathrm{F}$ <br> 1 : Fast mode, Cext $=22 \mu \mathrm{~F}$ required |

Figure 72:
SD_control2 Register (Address 31h)

| Addr: 31h |  | SD_control2 |  |  |
| :---: | :---: | :---: | :---: | :--- | :--- |
| Bit | Bit Name | Default | Access | Bit Description |

Figure 73:
Supply_voltage_monitor Register (Address 32h)

| Addr: 32h |  | Supply_voltage_monitor |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | FastResEn | 0 | RW | 0 : ResVoltFall debounce time $=3 \mathrm{msec}$ <br> 1 : ResVoltFall debounce time $=4 \mu \mathrm{sec}(\mathrm{tbd})$ |
| 6 | SupResEn | 0 | RW | 0 : A reset is generated if $\mathrm{V}_{\text {SUP }}$ falls below 2.7 V ** <br> 1 : A reset is generated if $\mathrm{V}_{\text {SUP }}$ falls below ResVoltFall ** If $\mathrm{V}_{\text {SUP }}$ falls below ResVoltFall only an interrupt is generated (if enabled) and the $\mu$ Processor can shut down the system |
| 5:3 | ResVoltFall | 'b000 | RW | This value determines the reset level ResVoltFall for falling $\mathrm{V}_{\text {SUP }}$ It is recommended to set this value at least 200 mV lower than ResVoltRise (the levels differ between 3.3 V and 5 V supply) $\begin{aligned} & \mathbf{0}: 2.7 \mathrm{~V} / 3.6 \mathrm{~V} \\ & \mathbf{1}: 2.8 \mathrm{~V} / 3.7 \mathrm{~V} \\ & \mathbf{2}: 2.9 \mathrm{~V} / 3.8 \mathrm{~V} \\ & \mathbf{3}: 3.0 \mathrm{~V} / 3.9 \mathrm{~V} \\ & \mathbf{4}: 3.1 \mathrm{~V} / 4.0 \mathrm{~V} \\ & \mathbf{5}: 3.2 \mathrm{~V} / 4.1 \mathrm{~V} \\ & \mathbf{6}: 3.3 \mathrm{~V} / 4.2 \mathrm{~V} \\ & \mathbf{7}: 3.4 \mathrm{~V} / 4.4 \mathrm{~V} \end{aligned}$ |
| 2:0 | ResVoltRise | 'b000 | RO (OTP) | This value determines the reset level ResVoltRise for rising $\mathrm{V}_{\text {SUP }}$ It is recommended to set this value at least 200 mV higher than ResVoltFall (the levels differ between 3.3 V and 5 V supply) $\begin{aligned} & \mathbf{0}: 2.7 \mathrm{~V} / 3.6 \mathrm{~V} \\ & \mathbf{1}: 2.8 \mathrm{~V} / 3.7 \mathrm{~V} \\ & \mathbf{2}: 2.9 \mathrm{~V} / 3.8 \mathrm{~V} \\ & \mathbf{3}: 3.0 \mathrm{~V} / 3.9 \mathrm{~V} \\ & \mathbf{4}: 3.1 \mathrm{~V} / 4.0 \mathrm{~V} \\ & \mathbf{5}: 3.2 \mathrm{~V} / 4.1 \mathrm{~V} \\ & \mathbf{6}: 3.3 \mathrm{~V} / 4.2 \mathrm{~V} \\ & \mathbf{7}: 3.4 \mathrm{~V} / 4.4 \mathrm{~V} \end{aligned}$ |

Figure 74:
Startup_Control Register (Address 33h)

| Addr: 33h |  | Startup_Control |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7:2 | - | $\begin{aligned} & \text { 'b000 } \\ & 0000 \end{aligned}$ | N/A | Do not use |
| 1 | reslevel_5v | 0 | RW | Selects the 5V supply reset level (see ResVoltRise and ResVoltFall) <br> 0:3.3V level <br> 1:5.0V level |
| 0 | power_off_ at_vsuplow | 0 | RW | Switch on Power off mode if low $\mathrm{V}_{\text {SUP }}$ is detected during active or standby mode (Pin ON= low and bit auto_off=0) <br> $\mathbf{0}$ : If low $\mathrm{V}_{\text {SUP }}$ is detected, $\mathrm{V}_{\text {SUP }}$ is continuously monitored and chip startup initiated if $\mathrm{V}_{\text {SUP }}$ is above ResVoltRise <br> 1 : If low $\mathrm{V}_{\text {SUP }}$ is detected, enter power off mode |

Figure 75:
ResetTimer Register (Address 34h)

| Addr: 34h |  | ResetTimer |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | - | 'b0 | N/A | Do not use |
| 6 | stby_reset_disa ble | 0 | RW | Disable Reset output signal (pin XRES) in standby mode. <br> 0 : Normal mode, reset is active in standby mode <br> 1 : No reset in standby mode and during exit of stand-by mode |
| 5 | auto_off | 0 | RO | Defines startup behavior at first $V_{\text {SUP }}$ connection <br> 0 : Startup of chip if $\mathrm{V}_{\text {SUP }}>$ ResVoltRise <br> 1 : Enter power off mode (Startup with ON key) |
| 4:3 | off_delay | 'b01 | RW | Set delay between $I^{2} C$ command, GPIO or Reset signal for power_off, standby mode or reset and execution of that command. $\begin{aligned} & \text { 0: No delay } \\ & \mathbf{1 : 8} \mathbf{~ m s e c} \\ & \mathbf{2 : 1 6 ~ m s e c} \\ & \text { 3:32 msec } \end{aligned}$ |
| 2:0 | res_timer | 'b000 | RW | Set Reset Time, after the last regulator has started $\begin{aligned} & \mathbf{0}: \text { RESTIME }=2 \mathrm{~ms} \\ & \mathbf{1}: \text { RESTIME }=4 \mathrm{~ms} \\ & \mathbf{2}: \text { RESTIME }=8 \mathrm{~ms} \\ & \mathbf{3}: \text { RESTIME }=16 \mathrm{~ms} \\ & \mathbf{4}: \text { RESTIME }=32 \mathrm{~ms} \\ & \mathbf{5}: \text { RESTIME }=64 \mathrm{~ms} \\ & \mathbf{6}: \text { RESTIME }=128 \mathrm{~ms} \\ & \mathbf{7}: \text { RESTIME }=160 \mathrm{~ms} \end{aligned}$ |

Figure 76:
ReferenceControl Register (Address 35h)

| Addr: 35h |  | ReferenceControl |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | on_reset_delay | 0 | RW | Sets the on reset delay time <br> 0:8 sec (if onkey_reset=1) <br> $\mathbf{1 : 4} \mathbf{~ s e c}$ (if onkey_reset=1) |
| 6 | - | 0 | RW | - |
| 5 | clk_div2 | 0 | RW | Divide internal clock oscillator by 2 to reduce quiescent current for low power operation <br> 0 : Normal mode <br> 1 : Internal clock frequency divided by two. All timings are increased by two. Switching frequency of all DCDC converters are divided by two. Reduced transient performance of DCDC converters. |
| 4 | standby_mode _on | 0 | RW | Setting to 1 sets the PMU into standby mode. All regulators are disabled except those regulators enabled by register Reg standby mode. XRES will be pulled to low. A normal startup of all regulators will be done with any interrupt (has to be enabled before entering standby mode). During this startup, regulators defined by Reg standby mode register are continuously on. |
| 3:1 | clk_int | 'b000 | RW | Sets the internal CLK frequency $f_{\text {CLK }}$ used for fuel gauge, DCDCs, PWM, ... $\begin{aligned} & \mathbf{0}: 4 \mathrm{MHz} \text { (default) } \\ & \mathbf{1}: 3.8 \mathrm{MHz} \\ & \mathbf{2}: 3.6 \mathrm{MHz} \\ & \mathbf{3}: 3.4 \mathrm{MHz} \\ & \mathbf{4}: 3.2 \mathrm{MHz} \\ & \mathbf{5}: 3.0 \mathrm{MHz} \\ & \mathbf{6}: 2.8 \mathrm{MHz} \\ & \mathbf{7}: 2.6 \mathrm{MHz} \end{aligned}$ <br> All frequencies, timings and delays in this datasheet are based on 4MHz clk_int |
| 0 | low_power_on | 0 | RW | Enable low power mode of internal reference. <br> 0 : Standard mode <br> 1 : Low power mode - all specification except noise parameters are still valid. Iq reduced by approx. $30 \mu \mathrm{~A}$ |

Figure 77:
ResetControl Register (Address 36h)

| Addr: 36h |  | ResetControl |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | onkey_reset | 0 | RW | 0 : Reset after $4 / 8$ seconds ON pressed disabled <br> 1 : Reset after $4 / 8$ seconds ON pressed enabled |
| 6:3 | reset_reason | 'b0000 | RW | Flags to indicate to the software the reason for the last reset <br> 0 : $\mathrm{V}_{\text {POR }}$ has been reached ( $\mathrm{V}_{\text {SUP }}$ connection from scratch) <br> 1 : ResVoltFall was reached ( $\mathrm{V}_{\text {SUP }}$ drop below 2.75 V ) <br> 2 : Software forced by force_reset <br> 3 : Software forced by power_off and ON was pulled high <br> 4 : Software forced by power_off and charger was detected <br> 5 : External triggered through the pin XRES <br> 6 : Reset caused by overtemperature T140 <br> 7:NA <br> 8 : Reset caused by $4 / 8$ seconds ON press <br> 9 : NA <br> 10 : NA <br> 11 : Reset caused by interrupt in standby mode <br> 12 : Reset caused by ON pulled high in standby mode |
| 2 | on_input | 0 | R_PUSH | Read: This flag represents the state of the ON pad directly <br> Write: Setting to 1 resets the $4 / 8 \mathrm{sec}$. onkey_reset timer |
| 1 | power_off | 0 | RW | Setting to 1 starts a reset cycle, but waits after the Reg_off state for a falling edge on the pin ON |
| 0 | force_reset | 0 | RW | Setting to 1 starts a complete reset cycle |

Figure 78:
OvertemperatureControl Register (Address 37h)

| Addr: 37h |  | OvertemperatureControl |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Bit | Bit Name | Default | Access | Bit Description |
| 7:4 | - | 'b0000 | N/A | Do not use |
| 3 | $\begin{gathered} \text { rst_ov_temp_1 } \\ 40 \end{gathered}$ | 0 | RWP | If the over-temperature threshold 2 has been reached, the flag ov_temp_140 is set and a reset cycle is started. ov_temp_140 should be reset by writing 1 and afterward 0 to rst_ov_temp_140. |
| 2 | ov_temp_140 | 0 | RO | Flag that the over-temperature threshold 2 (T140) has been reached - this flag is not reset by an over-temperature caused reset and has to be reset by rst_ov_temp_140. |
| 1 | ov_temp_110 | 0 | RO | Flag that the over-temperature threshold 1 (T110) has been reached |
| 0 | temp_pmc_on | 1 | RO | Switch on / off the temperature supervision; default: on - all other bits are only valid if set to 1 leave at 1 , do not disable |

Figure 79:
Reg_standby_mod1 Register (Address 39h)

| Addr: 39h |  | Reg_standby_mod1 |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | disable_regpd | 0 | RW | This bit disables the pulldown of all regulators <br> $\mathbf{0}:$ Normal operation approx. 1k $\Omega$ pulldown of all <br> regulators <br> $\mathbf{1}:$ Pulldown disabled >100k $\Omega$ of all regulators |
| 6 | Ido2_stby_on | 0 | RW | Enable LDO2 in standby mode |
| 5 | Ido1_stby_on | 0 | RW | Enable LDO1 in standby mode |
| 4 | sd5_stby_on | 0 | RW | Enable Step down 4 in standby mode |
| 3 | sd4_stby_on | 0 | RW | Enable Step down 4 in standby mode |
| 2 | sd3_stby_on | 0 | RW | Enable Step down 3 in standby mode |
| 1 | sd2_stby_on | 0 | RW | Enable Step down 2 in standby mode |
| 0 | sd1_stby_on | 0 | RW | Enable Step down 1 in standby mode |

Figure 80:
RegStatus Register (Address 73h)

| Addr: 73h |  | RegStatus <br> Bit |  | Bit Name |
| :---: | :---: | :---: | :---: | :--- |
| $7: 5$ | - | Default | Access | Bit Description |
| 4 | sd5_lv | 0 | RO | Bit is set when voltage of SD5 drops below low voltage <br> threshold (-5\%) (1msec debounce time default) |
| 3 | sd4_lv | 0 | RO | Bit is set when voltage of SD4 drops below low voltage <br> threshold (-5\%) (1msec debounce time default) |
| 2 | sd3_lv | 0 | RO | Bit is set when voltage of SD3 drops below low voltage <br> threshold (-5\%) (1msec debounce time default) |
| 1 | sd2_lv | 0 | RO | Bit is set when voltage of SD2 drops below low voltage <br> threshold (-5\%) (1msec debounce time default) |
| 0 | sd1_lv | 0 | RO | Bit is set when voltage of SD1 drops below low voltage <br> threshold (-5\%) (1msec debounce time default) |

Figure 81:
InterruptMask1 Register (Address 74h)

| Addr: 74h |  | InterruptMask1 |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | LowVsup_int_m | 1 | RW | Set to 0 to enable the interrupt |
| 6 | ovtmp_int_m | 1 | RW | Set to 0 to enable the interrupt |
| 5 | onkey_int_m | 1 | RW | Set to 0 to enable the interrupt |
| 4 | sd5_lv_int_m | 1 | RW | Set to 0 to enable the interrupt |
| 3 | sd4_lv_int_m | 1 | RW | Set to 0 to enable the interrupt |
| 2 | sd3_lv_int_m | 1 | RW | Set to 0 to enable the interrupt |
| 1 | sd2_lv_int_m | 1 | RW | Set to 0 to enable the interrupt |
| 0 | sd1_lv_int_m | 1 | RW | Set to 0 to enable the interrupt |

Figure 82:
InterruptMask2 Register (Address 75h)

| Addr: 75h |  | InterruptMask2 |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit | Bit Name | Default | Access | Bit Description |
| $7: 2$ | - | b0000 00 | N/A | Do not use |
| 1 | gpio_restart_int_m | 1 | RW | Set to 0 to enable the interrupt |
| 0 | gpio_int_m | 1 | RW | Set to 0 to enable the interrupt |

Figure 83:
InterruptStatus1 Register (Address 77h)

| Addr: 77h |  | InterruptStatus1 |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit | Bit Name | Default | Access | Bit Description |
| 7 | LowBat_int_i | 0 | POP | Bit is set when V <br> only |
| 6 | ovtmp_int_i | 0 | POP | Bit is set when 110deg below vres_fall rising edge |
| 5 | onkey_int_i | 0 | POP | Rising and falling edge |
| 4 | sd5_lv_int_i | 0 | POP | Rising edge only |
| 3 | sd4_Iv_int_i | 0 | POP | Rising edge only edge only |
| 2 | sd3_lv_int_i | 0 | POP | Rising edge only |
| 1 | sd2_lv_int_i | 0 | POP | Rising edge only |
| 0 | sd1_lv_int_i | 0 | POP | Rising edge only |

Figure 84:
InterruptStatus2 Register (Address 78h)

| Addr: 78h |  | InterruptStatus2 |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit | Bit Name | Default | Access | Bit Description |
| $7: 2$ | - | b0000 00 | N/A | Do not use |
| 1 | gpio_restart_int_i | 0 | POP | Falling edge |
| 0 | gpio_int_i | 0 | POP | Rising and falling edge |

Figure 85:
ASIC_ID1 Register (Address 90h)

| Addr: 90h |  | ASIC_ID1 |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit | Bit Name | Default | Access | Bit Description |
| $7: 0$ | ID1 | 'b10001110 | RO | - |

Figure 86:
ASIC_ID2 Register (Address 91h)

| Addr: 91h |  | ASIC_ID2 |  |  |
| :---: | :---: | :---: | :---: | :--- |
| Bit | Bit Name | Default | Access | Bit Description |
| $3: 0$ | revision | 'b0010 | RO | Note: Metal fuse!!! |

## Application Information

Figure 87:
Application Schematic


## am

Figure 88:
Layout Guidelines 1/2


Layout Guidelines 1/2: This figure shows the recommended layout and placement of the external components for the $5 \times 1 \mathrm{~A}$ application circuit. Red lines and areas are connections on TOP layer. Grey lines and areas are GND and PVSS connections on TOP layer. Light blue lines and areas are connections on an inner layer or BOTTOM layer. Black round dots are vias. VSUP areas should be connected to an inner VSUP plane via vias. GND and PVSS areas should be connected to an inner GND plane via vias. A

Figure 89:
Layout Guidelines 2/2


Layout Guidelines 2/2: Layout Guidelines 2/2: This figure shows the recommended layout and placement of the external components for the $1 \times 2 \mathrm{~A}$ \& $1 \times 3 \mathrm{~A}$ application circuit. Red lines and areas are connections on TOP layer. Grey lines and areas are GND and PVSS connections on TOP layer. Light blue lines and areas are connections on an inner layer or BOTTOM layer. Black round dots are vias. VSUP areas should be connected to an inner VSUP plane via vias. GND and PVSS areas should be connected to an inner GND plane via vias. A PCB with minimum 4 layers is recommended.

## Package Drawings \& Markings

Figure 90:
QFN32 4x4 0.4mm Pitch Package Drawing


## Note(s) and/or Footnote(s):

1. Dimensioning and tolerancing conform to ASME Y14.5M-1994.
2. All dimensions are in millimeters. Angles are in degrees.
3. Dimension $b$ applies to metallized terminal and is measured between 0.25 mm and 0.30 mm from terminal tip. Dimension L 1 represents terminal full back from package edge up to 0.15 mm is acceptable.
4. Coplanarity applies to the exposed heat slug as well as the terminal.
5. Radius on terminal is optional.
6. N is the total number of terminals.

Figure 91:
WLP36 0.4mm Pitch Package Drawing


## Note(s) and/or Footnote(s):

1. Pin $1=A 1$
2. ccc Coplanarity
3. A1 dimensions are in $\mu \mathrm{m}$

Figure 92:
QFN Marking
$\square$
QFN Marking: Shows the package marking of the QFN product version.
Figure 93:
QFN Package Code

| YY | WW | X | ZZ |
| :---: | :---: | :---: | :---: |
| Year | Manufacturing week | Plant identifier | Free choice |

Figure 94:
Start-up Revision Code

| Revision Code | Sequence |
| :---: | :--- |
| K2V0-ES | Engineering samples, no sequence programmed or sequence programmed on request |
| K2V0-00 | Standard programming (no sequence programmed) |
| K2V0-xx | Customer specified sequence programmed during production test |

Figure 95:
WL-CSP Marking


Figure 96:
WL-CSP Code


Figure 97:
Start-up Revision Code

| Revision Code | Sequence |
| :---: | :--- |
| K2V0-ES | Engineering samples, no sequence programmed or sequence programmed on request |
| "empty" | Standard programming (no sequence programmed) |
| K2V0-00 | Standard programming (no sequence programmed) |
| K2V0-xx | Customer specified sequence programmed during production test |

## RoHS Compliant \& ams Green Statement

RoHS: The term RoHS compliant means that ams products fully comply with current RoHS directive. Our semiconductor products do not contain any chemicals for all 6 substance categories, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, RoHS compliant products are suitable for use in specified lead-free processes.
ams Green (RoHS compliant and no Sb/Br): ams Green defines that additionally to RoHS compliance, our products are free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material).

Important Information: The information provided in this statement represents ams knowledge and belief as of the date that it is provided. ams bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams and ams suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

## Ordering \& Contact Information

Figure 98:
Ordering Information

| Ordering Code | Marking | Sequence | Description | Delivery Form | Package |
| :---: | :---: | :---: | :---: | :---: | :---: |
| AS3709-BQFR-ES | K2VO-ES | Sequence programmable on request | $\mu$ PMIC with 5 DCDC and 2 LDOs | Tray | 32-pin <br> QFN 4x4 |
| $\begin{aligned} & \text { AS3709- } \\ & \text { BQFM-00 } \end{aligned}$ | K2V0-00 | Default sequence | $\mu$ PMIC with 5 <br> DCDC and 2 LDOs | Tape \& Reel | $\begin{aligned} & \text { 32-pin } \\ & \text { QFN } 4 \times 4 \end{aligned}$ |
| $\begin{aligned} & \text { AS3709- } \\ & \text { BQFM-xx } \end{aligned}$ | K2V0-xx | Customer specified sequence | $\mu$ PMIC with 5 DCDC and 2 LDOs | Tape \& Reel | 32-pin <br> QFN 4x4 |
| AS3709-BWLR-ES (Note:) | K2V0-ES | Sequence programmable on request | $\mu$ PMIC with 5 <br> DCDC and 2 LDOs | Tray | 36-pin <br> WL-CSP <br> 0.4 mm pitch |
| AS3709- <br> BWLT-xx <br> (Note:) | K2V0-xx | Customer specified sequence | $\mu$ PMIC with 5 DCDC and 2 LDOs | Tape \& Reel | 36-pin <br> WL-CSP <br> 0.4 mm pitch |

Note: On request.

Buy our products or get free samples online at:
www.ams.com/ICdirect
Technical Support is available at:
www.ams.com/Technical-Support
For further information and requests, e-mail us at:
ams_sales@ams.com
For sales offices, distributors and representatives, please visit:
www.ams.com/contact

## Headquarters

ams AG
Tobelbaderstrasse 30
8141 Unterpremstaetten
Austria, Europe

Tel: +43 (0) 31365000
Website: www.ams.com

## Copyrights \& Disclaimer

Copyright ams AG, Tobelbader Strasse 30, 8141
Unterpremstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. This Product is provided by ams "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.
ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.

Reference Guide
1 General Description
1 Key Benefits \& Features
2 Applications
2 Block Diagram
3 Pin Assignment
6 Absolute Maximum Ratings
8 Electrical Characteristics
9 Detailed Description -
Power Management Functions
9 Step Down DCDC Converter
10 Mode Settings
10 Low-Ripple, Low-Noise Operation
10 High-Efficiency Operation (Default Setting)
11 Low Power Mode Operation (Automatically Controlled)
11 DVM (Dynamic Voltage Management)
12 Fast Regulation Mode
12 Selectable Frequency Operation
12 100\% PMOS ON Mode for Low Dropout Regulation
12 Step Down Converter Configuration Modes
15 Parameters
21 Universal IO LDO Regulators
22 Parameter
23 Low Power LDO V2_5 Regulator
23 Parameter
24 Detailed Description -

## System Functions

24 Start-up
24 Normal Start-up
24 Parameter
26 Reset
26 RESET Reasons
26 Voltage Detection
26 Power OFF
27 Software Forced Reset
27 External Triggered Reset
27 Over-temperature Reset
27 Long ON-key Press
27 Parameter
29 Stand-by
29 Internal References
29 Low Power Mode
30 GPIO Pins
31 IO Functions
31 Normal IO Operation:
31 Interrupt Output
31 VSUP_Iow Output
31 GPIO Interrupt Input
32 Vselect Input
32 Stand-by and Vselect Input
33 PWRGOOD Output
33 Supervisor
33 Temperature Supervision
34 terrupt Generation34 2-Wire-Serial Control Interface34 Feature List
$35 I^{2} C$ Protocol
$36 I^{2} C$ Write Access
$37 I^{2} C$ Read Access
$38 I^{2}$ C Parameter
40 Register Description
42 Detailed Register Description
63 Application Information
67 Package Drawings \& Markings
71 RoHS Compliant \& ams Green Statement
72 Ordering \& Contact Information
73 Copyrights \& Disclaimer

