## FEATURES

## $0.5 \Omega$ typical on resistance <br> $0.8 \Omega$ maximum on resistance at $125^{\circ} \mathrm{C}$ <br> 1.65 V to 3.6 V operation

Automotive temperature range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
High current carrying capability: $\mathbf{3 0 0} \mathbf{~ m A}$ continuous
Rail-to-rail switching operation
Fast-switching times <20 ns
Typical power consumption ( $<0.1 \mu \mathrm{~W}$ )

## APPLICATIONS

## Cellular phones

PDAs
MP3 players

## Power routing

Battery-powered systems

## PCMCIA cards

## Modems

Audio and video signal routing

## Communication systems

## GENERAL DESCRIPTION

The ADG836 is a low voltage CMOS device containing two independently selectable single-pole, double-throw (SPDT) switches. This device offers ultralow on resistance of less than $0.8 \Omega$ over the full temperature range. The ADG836 is fully specified for $3.3 \mathrm{~V}, 2.5 \mathrm{~V}$, and 1.8 V supply operation.

Each switch conducts equally well in both directions when on, and has an input signal range that extends to the supplies. The ADG836 exhibits break-before-make switching action.

The ADG836 is available in a 10 -lead MSOP and a $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ 12-lead LFCSP.

## PRODUCT HIGHLIGHTS

1. $<0.8 \Omega$ over full temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
2. Single 1.65 V to 3.6 V operation.
3. Compatible with 1.8 V CMOS logic.
4. High current handling capability ( 300 mA continuous current at 3.3 V ).
5. Low THD $+\mathrm{N}(0.02 \%$ typ $)$.
6. $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ LFCSP package and 10 -lead MSOP package.

## Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable.

## ADG836

## TABLE OF CONTENTS

Specifications.$\qquad$ .3
Absolute Maximum Ratings ..... 6
ESD Caution ..... 6
Pin Configurations ..... 7
REVISION HISTORY
4/05—Rev. 0 to Rev. A
Updated Format

$\qquad$
Universal
Changes to Table 1 ..... 3
Changes to Table 2 ..... 4
Changes to Table 3 ..... 5
Changes to Ordering Guide ..... 13
Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to 3.6 V , GND $=0 \mathrm{~V}$, unless otherwise noted.
Table 1.


[^0]
## ADG836

$\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 0.2 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 2.


[^1]${ }^{2}$ Guaranteed by design, not subject to production test.
$\mathrm{V}_{\mathrm{DD}}=1.65 \mathrm{~V} \pm 1.95 \mathrm{~V}, \mathrm{GND}=0 \mathrm{~V}$, unless otherwise noted.
Table 3.


[^2]
## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 4.

| Parameter | Rating |
| :--- | :--- |
| V $_{\text {DD }}$ to GND | -0.3 V to +4.6 V |
| Analog Inputs $^{1}$ | -0.3 V to $\mathrm{VDD}+0.3 \mathrm{~V}$ |
| Digital Inputs $^{1}$ | -0.3 V to 4.6 V or 10 mA, |
|  | whichever occurs first |
| Peak Current, S or D |  |
| 3.3 V Operation | 500 mA |
| 2.5 V Operation | 460 mA |
| 1.8 V Operation | 420 mA (pulsed at 1 ms, |
|  | $10 \%$ duty cycle max) |
| Continuous Current, S or D |  |
| 3.3 V Operation | 300 mA |
| 2.5 V Operation | 275 mA |
| 1.8 V Operation | 250 mA |
| Operating Temperature Range |  |
| Automotive (Y Version) | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| MSOP Package |  |
| $\quad \theta_{\mathrm{JA}}$ Thermal Impedance | $206^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\mathrm{JC}}$ Thermal Impedance | $44^{\circ} \mathrm{C} / \mathrm{W}$ |
| LFCSP Package |  |
| $\theta_{\mathrm{JA}}$ Thermal Impedance (3-Layer | $61.1^{\circ} \mathrm{C} / \mathrm{W}$ |
| Board) |  |
| IR Reflow, Peak Temperature <20 sec | $235^{\circ} \mathrm{C}$ |

${ }^{1}$ Overvoltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating may be applied at any one time.

Table 5. Truth Table

| Logic | Switch A | Switch B |
| :--- | :--- | :--- |
| 0 | Off | On |
| 1 | On | Off |

## ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance


## PIN CONFIGURATIONS



Figure 2. 10-Lead MSOP (RM-10)


Figure 3. 12-Lead LFCSP (CP-12)

Table 6. Terminology

| VDD | Most positive power supply potential. |
| :---: | :---: |
| IDD | Positive supply current. |
| GND | Ground (0 V) reference. |
| S | Source terminal. May be an input or output. |
| D | Drain terminal. May be an input or output. |
| IN | Logic control input. |
| $\mathrm{V}_{\mathrm{D}}\left(\mathrm{V}_{\mathrm{S}}\right)$ | Analog voltage on terminals D, S. |
| Ron | Ohmic resistance between D and S. |
| Rflat (on) | Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range. |
| $\Delta \mathrm{R}_{\text {on }}$ | On resistance match between any two channels. |
| $\mathrm{I}_{5}$ (OFF) | Source leakage current with the switch off. |
| ld (OFF) | Drain leakage current with the switch off. |
| $\mathrm{I}_{\mathrm{D}}$ I $\mathrm{I}_{\text {( }}(\mathrm{ON}$ ) | Channel leakage current with the switch on. |
| $\mathrm{V}_{\text {INL }}$ | Maximum input voltage for Logic 0 . |
| VINH | Minimum input voltage for Logic 1. |
| lind (linh) | Input current of the digital input. |
| $\mathrm{C}_{5}$ (OFF) | Off switch source capacitance. Measured with reference to ground. |
| $\mathrm{C}_{\mathrm{D}}$ (OFF) | Off switch drain capacitance. Measured with reference to ground. |
| $\mathrm{Cd}_{\mathrm{d}} \mathrm{CS}^{\text {(ON }}$ ) | On switch capacitance. Measured with reference to ground. |
| $\mathrm{Clin}^{\text {a }}$ | Digital input capacitance. |
| ton | Delay time between the $50 \%$ and the $90 \%$ points of the digital input and switch on condition. |
| toff | Delay time between the 50\% and the $90 \%$ points of the digital input and switch off condition. |
| $\mathrm{t}_{\text {BbM }}$ | On or off time measured between the 80\% points of both switches when switching from one to another. |
| Charge Injection | A measure of the glitch impulse transferred from the digital input to the analog output during on-off switching. |
| Off Isolation | A measure of unwanted signal coupling through an off switch. |
| Crosstalk | A measure of unwanted signal, which is coupled through from one channel to another, as a result of parasitic capacitance. |
| -3 dB Bandwidth | The frequency at which the output is attenuated by 3 dB . |
| On Response | The frequency response of the on switch. |
| Insertion Loss | The loss due to the on resistance of the switch. |
| THD + N | The ratio of the harmonics amplitude plus noise of a signal to the fundamental. |

## ADG836

TYPICAL PERFORMANCE CHARACTERISTICS


Figure 4. On Resistance vs. $V_{D}\left(V_{S}\right) V_{D D}=2.7$ to 3.6 V


Figure 5. On Resistance vs. $V_{D}\left(V_{S}\right) V_{D D}=2.5 \mathrm{~V}$ to 0.2 V


Figure 6. On Resistance vs. $V_{D}\left(V_{S}\right) V_{D D}=1.8 \pm 3.6$


Figure 7. On Resistance vs. $V_{D}\left(V_{s}\right)$ for Different Temperature, 3.3 V


Figure 8. On Resistance vs. $V_{D}\left(V_{s}\right)$ for Different Temperature, 2.5 V


Figure 9. On Resistance vs. $V_{D}\left(V_{s}\right)$ for Different Temperature, 1.8 V


Figure 10. Leakage Current vs. Temperature, 3.3 V


Figure 11. Leakage Current vs. Temperature, 2.5 V


Figure 12. Leakage Current vs. Temperature, 1.8 V


Figure 13. Charge Injection vs. Source Voltage


Figure 14. $t_{\text {on }} / t_{\text {off }}$ Times vs. Temperature


Figure 15. Bandwidth

## ADG836



Figure 16. Off Isolation vs. Frequency


Figure 17. Crosstalk vs. Frequency


Figure 18. Total Harmonic Distortion + Noise

## TEST CIRCUITS



Figure 19. On Resistance


Figure 20. Off Leakage


Figure 21. On Leakage


Figure 22. Switching Times, ton $^{\text {, }}$ toff


Figure 23. Break-Before-Make Time Delay, $t_{B B M}$


Figure 24. Charge Injection

## ADG836



OFF ISOLATION $=20$ LOG $\frac{\mathrm{v}_{\text {OUT }}}{\mathrm{VS}}$

Figure 25. Off Isolation


Figure 26. Bandwidth


CHANNEL-TO-CHANNEL CROSSTALK $=20$ LOG $\frac{\mathrm{V}_{\mathrm{OUT}}}{\mathrm{VS}}$ 高
Figure 27. Channel-to-Channel Crosstalk (S1A-S1B)


CHANNEL-TO-CHANNEL CROSSTALK $=20$ LOG $\frac{\mathrm{V}_{\text {OUT }}}{\mathrm{VS}}$

Figure 28. Channel-to-Channel Crosstalk (S1A-S2A)

## OUTLINE DIMENSIONS



Figure 29. 10-Lead Mini Small Outline Package [MSOP]
(RM-10)
Dimensions shown in millimeters


Figure 30. 12-Lead Lead Frame Chip Scale Package [LFCSP_VQ]
$3 \times 3$ mm Body, Very Thin Quad (CP-12-1)
Dimensions shown in millimeters

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option | Branding ${ }^{1}$ |
| :---: | :---: | :---: | :---: | :---: |
| ADG836YRM | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Mini Small Outline Package (MSOP) | RM-10 | S9A |
| ADG836YRM-REEL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Mini Small Outline Package (MSOP) | RM-10 | S9A |
| ADG836YRM-REEL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Mini Small Outline Package (MSOP) | RM-10 | S9A |
| ADG836YRMZ ${ }^{2}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Mini Small Outline Package (MSOP) | RM-10 | S05 |
| ADG836YRMZ-REEL ${ }^{2}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Mini Small Outline Package (MSOP) | RM-10 | S05 |
| ADG836YRMZ-REEL7 ${ }^{2}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Mini Small Outline Package (MSOP) | RM-10 | S05 |
| ADG836YCP-REEL | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Lead Frame Chip Scale Package (LFCSP_VQ) | CP-12-1 | S9A |
| ADG836YCP-REEL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | Lead Frame Chip Scale Package (LFCSP_VQ) | CP-12-1 | S9A |

[^3]
## ADG836

## NOTES

$\square$ A06836

NOTES

## ADG836

## NOTES


[^0]:    ${ }^{1}$ Temperature range for $Y$ version is $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
    ${ }^{2}$ Guaranteed by design, not subject to production test.

[^1]:    ${ }^{1}$ Temperature range for Y version is $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

[^2]:    ${ }^{1}$ Temperature range for Y version is $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
    ${ }^{2}$ Guaranteed by design, not subject to production test.

[^3]:    ${ }^{1}$ Branding on this package is limited to three characters due to space constraints.
    ${ }^{2} \mathrm{Z}=\mathrm{Pb}$-free part.

