

SPP1305

The SPP1305 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density , DMOS trench technology.

This high density process is especially tailored to minimize on-state resistance.



These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits where high-side switching , and low in-line power loss are needed in a very small outline surface mount package.

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter


FEATURES

- ◆ -20V/-0.95A,R_{DS(ON)}= 280mΩ@V_{GS}=-4.5V
- ◆ -20V/-0.80A,R_{DS(ON)}= 380mΩ@V_{GS}=-2.5V
- ◆ -20V/-0.70A,R_{DS(ON)}= 530mΩ@V_{GS}=-1.8V
- ◆ Super high density cell design for extremely low RDS (ON)
- ◆ Exceptional on-resistance and maximum DC current capability
- ◆ SOT-323 (SC-70) package design

PIN CONFIGURATION (SOT-323 ; SC-70)



PART MARKING



SPP1305

PIN DESCRIPTION

Pin	Symbol	Description
1	G	Gate
2	S	Source
3	D	Drain

ORDERING INFORMATION

Part Number	Package	Part Marking
SPP1305S32RG	SOT-323	05YW

※ Week Code : A ~ Z(1 ~ 26) ; a ~ z(27 ~ 52)

※ SPP1305S32RG : Tape Reel ; Pb – Free

ABSOULTE MAXIMUM RATINGS

(TA=25°C Unless otherwise noted)

Parameter	Symbol	Typical	Unit
Drain-Source Voltage	V _{DSS}	-20	V
Gate –Source Voltage	V _{GSS}	±12	V
Continuous Drain Current(T _J =150°C)	T _A =25°C	ID	-1.0
	T _A =70°C		-0.7
Pulsed Drain Current	I _{DM}	-3	A
Continuous Source Current(Diode Conduction)	I _S	-0.28	A
Power Dissipation	T _A =25°C	P _D	0.33
	T _A =70°C		0.21
Operating Junction Temperature	T _J	-55/150	°C
Storage Temperature Range	T _{STG}	-55/150	°C
Thermal Resistance-Junction to Ambient	R _{θJA}	105	°C/W

SPP1305

ELECTRICAL CHARACTERISTICS

(TA=25°C Unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Typ	Max.	Unit
Static						
Drain-Source Breakdown Voltage	V(BR)DSS	VGS=0V, ID=-250uA	-20			V
Gate Threshold Voltage	VGS(th)	VDS=VGS, ID=-250uA	-0.5		-1.2	
Gate Leakage Current	IGSS	VDS=0V, VGS=±12V			±100	nA
Zero Gate Voltage Drain Current	IDSS	VDS=-20V, VGS=0V			-1	uA
		VDS=-20V, VGS=0V TJ=55°C			-5	
On-State Drain Current	ID(on)	VDS≤-5V, VGS=-4.5V	-6			A
Drain-Source On-Resistance	RDS(on)	VGS=-4.5V, ID=-0.95A		0.22	0.28	Ω
		VGS=-2.5V, ID=-0.80A		0.30	0.38	
		VGS=-1.8V, ID=-0.70A		0.42	0.53	
Forward Transconductance	gfs	VDS=-5V, ID=-1.0A		3.5		S
Diode Forward Voltage	VSD	IS=-0.5A, VGS=0V		-0.8	-1.2	V
Dynamic						
Total Gate Charge	Qg	VDS=-4V, VGS=-4.5V ID=-1.0A		3.0	4.2	nC
Gate-Source Charge	Qgs			0.6		
Gate-Drain Charge	Qgd			0.5		
Input Capacitance	Ciss	VDS=-4V, VGS=0V f=1MHz		320		pF
Output Capacitance	Coss			55		
Reverse Transfer Capacitance	Crss			25		
Turn-On Time	td(on)	VDD=-4V, RL=4Ω ID=-1.0A, VGEN=-4.5V RG=6Ω		10	16	ns
	tr			40	60	
Turn-Off Time	td(off)			18	25	
	tf			15	20	