

4Mb SYNCBURST™ SRAM

MT58L256L18F1, MT58L128L32F1, MT58L128L36F1; MT58L256V18F1, MT58L128V32F1, MT58L128V36F1

3.3V VDD, 3.3V or 2.5V I/O, Flow-Through

FEATURES

- Fast clock and OE# access times
- Single +3.3V +0.3V/-0.165V power supply (VDD)
- Separate +3.3V or +2.5V isolated output buffer supply (VDDQ)
- SNOOZE MODE for reduced-power standby
- Common data inputs and data outputs
- Individual BYTE WRITE control and GLOBAL WRITE
- Three chip enables for simple depth expansion and address pipelining
- Clock-controlled and registered addresses, data I/Os and control signals
- Internally self-timed WRITE cycle
- Burst control pin (interleaved or linear burst)
- Automatic power-down
- 165-pin FBĜA package
- 100-pin TQFP package
- 119-pin BGA package
- Low capacitive bus loading
- x18, x32, and x36 versions available

OPTIONS	MARKING*
• Timing (Access/Cycle/MHz)	
6.8ns/7.5ns/133 MHz	-6.8
7.5ns/8.8ns/113 MHz	-7.5
8.5ns/10ns/100 MHz	-8.5
10ns/15ns/66 MHz	-10
 Configurations 	
3.3V I/O	
256K x 18	MT58L256L18F1
128K x 32	MT58L128L32F1
128K x 36	MT58L128L36F1
2.5V I/O	
256K x 18	MT58L256V18F1
128K x 32	MT58L128V32F1
128K x 36	MT58L128V36F1
• Packages	
100-pin TQFP	T
165-pin FBGA	F
119-pin, 14mm x 22mm BGA	В
• Operating Temperature Range	
Commercial (0°C to +70°C)	None
Industrial $(-40^{\circ}\text{C to } +85^{\circ}\text{C})^{**}$	IT
111du3t11a1 (-40 C to 403 C)	11

Part Number Example:

MT58L256L18F1T-8.5


- * A Part Marking Guide for the FBGA devices can be found on Micron's web site—http://www.micron.com/support/index.html.
- ** Industrial temperature range offered in specific speed grades and configurations. Contact factory for more information.

100-Pin TQFP¹ TO THE TANK 165-Pin FBGA (Preliminary Package Data) **119-Pin BGA**² NOTE: 1. JEDEC-standard MS-026 BHA (LQFP).


2. JEDEC-standard MS-028 BHA (PBGA).



FUNCTIONAL BLOCK DIAGRAM 256K x 18



FUNCTIONAL BLOCK DIAGRAM 128K x 32/36



NOTE: Functional block diagrams illustrate simplified device operation. See truth tables, pin descriptions, and timing diagrams for detailed information.



GENERAL DESCRIPTION

The Micron[®] SyncBurst[™] SRAM family employs high-speed, low-power CMOS designs that are fabricated using an advanced CMOS process.

Micron's 4Mb SyncBurst SRAMs integrate a 256K x 18, 128K x 32, or 128K x 36 SRAM core with advanced synchronous peripheral circuitry and a 2-bit burst counter. All synchronous inputs pass through registers controlled by a positive-edge-triggered single clock input (CLK). The synchronous inputs include all addresses, all data inputs, active LOW chip enable (CE#), two additional chip enables for easy depth expansion (CE2#, CE2), burst control inputs (ADSC#, ADSP#, ADV#), byte write enables (BWx#) and global write (GW#).

Asynchronous inputs include the output enable (OE#), clock (CLK) and snooze enable (ZZ). There is also a burst mode input (MODE) that selects between interleaved and linear burst modes. The data-out (Q), enabled by OE#, is also asynchronous. WRITE cycles can be from one to two bytes wide (x18) or from one to four bytes wide (x32/x36), as controlled by the write control inputs.

Burst operation can be initiated with either address status processor (ADSP#) or address status controller (ADSC#) inputs. Subsequent burst addresses can be internally generated as controlled by the burst advance input (ADV#).

Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE cycles. Individual byte enables allow individual bytes to be written. During WRITE cycles on the x18 device, BWa# controls DQa pins and DQPa; BWb# controls DQb pins and DQPb. During WRITE cycles on the x32 and x36 devices, BWa# controls DQa pins and DQPa; BWb# controls DQb pins and DQPb; BWc# controls DQc pins and DQPc; BWd# controls DQd pins and DQPd. GW# LOW causes all bytes to be written. Parity bits are only available on the x18 and x36 versions.

Micron's 4Mb SyncBurst SRAMs operate from a +3.3V VDD power supply, and all inputs and outputs are TTL-compatible. Users can choose either a 2.5V or 3.3V I/O version. The device is ideally suited for 486, Pentium[®], and PowerPC systems and those systems that benefit from a wide synchronous data bus. The device is also ideal in generic 16-, 18-, 32-, 36-, 64-, and 72-bit-wide applications.

Please refer to Micron's Web site (<u>www.micron.com/products/datasheets/syncds.html</u>) for the latest data sheet.

TOFP PIN ASSIGNMENT TABLE

PIN #	x18	x32/x36					
1	NC	NC/DQPc*					
2	NC	DQc					
2	NC	DQc					
4		DQ					
5 6 7		'ss					
6	NC	DQc					
7	NC	DQc					
8	DQb	DQc					
	DQb	DQc DQc DQc					
10		'ss					
11		DQ					
12	DQb	DQc DQc					
13	DQb						
14	Vss						
15	V _{DD}						
16	NC						
17		ss					
18	DQb	DQd					
19	DQb	DQd					
20		DQ					
21	Vss						
22	DQb	DQd					
23	DQb	DQd DQd					
24	DQPb	DQd					
25	NC	DQd					

PIN#	x18 x32/x36						
26	Vss						
27		D Q					
28	NC	DQd					
29	NC	DQd					
30	NC	NC/DQPd*					
31	MC	DE					
32	S	A					
33		Α					
34		A					
35		A					
36	SA						
37		40					
38	DNU						
39	DNU						
40	Vss						
41	V _{DD}						
42	NF	NF**					
43		**					
44		A					
45		SA					
46	SA						
47	SA						
48		SA					
49	S	A					
50	S	A					

DIN # v40 v22/v26

PIN#	x18	x32/x36				
51	NC	NC/DQPa*				
52	NC	DQa				
53	NC	DQa				
54	VD	D Q				
55	V	SS				
56	NC	DQa				
57	NC	DQa				
58	DO	Qa				
59		Qa				
60		SS				
61	VD	D Q				
62	DO	Qa				
63	DQa					
64	ZZ					
65	V_{DD}					
66	NC					
67	V	ss				
68	DQa	DQb				
69	DQa	DQb				
70	VD	D Q				
71	Vss					
72	DQa	DQb				
73	DQa	DQb				
74	DQPa	DQb				
75	NC	DQb				


PIN #	x18 x32/x36							
76	Vss							
77	VDI	VDDQ						
78	NC	DQb						
79	NC	DQb						
80	SA	NC/DQPb*						
81	S	A						
82	S	A						
83	AD	V#						
84	AD:	SP#						
85	AD:	SC#						
86	OI	E#						
87	BW	/E#						
88	GW#							
89	CLK							
90	Vss							
91	Vdd							
92	CE	2#						
93	BW	/a#						
94	BW	/b#						
95	NC	BWc#						
96	NC BWd#							
97	CE2							
98		CE#						
99	SA							
100	S	A						
	1							

^{*}No Connect (NC) is used on the x32 version. Parity (DQPx) is used on the x36 version.

^{**}Pins 43 and 42 are reserved for address expansion, 8Mb and 16Mb respectively.



PIN ASSIGNMENT (TOP VIEW) 100-PIN TQFP



^{*}No Connect (NC) is used on the x32 version. Parity (DQPx) is used on the x36 version.

^{**}Pins 43 and 42 are reserved for address expansion, 8Mb and 16Mb respectively.



TQFP PIN DESCRIPTIONS

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
37 36 32-35, 44-50, 80-82, 99, 100	37 36 32-35, 44-50, 81, 82, 99, 100	SA0 SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
93 94 - -	93 94 95 96	BWa# BWb# BWc# BWd#	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. For the x18 version, BWa# controls DQa pins and DQPa; BWb# controls DQb pins and DQPb. For the x32 and x36 versions, BWa# controls DQa pins and DQPa; BWb# controls DQb pins and DQPb; BWc# controls DQc pins and DQPc; BWd# controls DQd pins and DQPd. Parity is only available on the x18 and x36 versions.
87	87	BWE#	Input	Byte Write Enable: This active LOW input permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK.
88	88	GW#	Input	Global Write: This active LOW input allows a full 18-, 32- or 36-bit WRITE to occur independent of the BWE# and BWx# lines and must meet the setup and hold times around the rising edge of CLK.
89	89	CLK	Input	Clock: This signal registers the address, data, chip enable, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
98	98	CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and conditions the internal use of ADSP#. CE# is sampled only when a new external address is loaded.
92	92	CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded.
97	97	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded.
86	86	OE#	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers.
83	83	ADV#	Input	Synchronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on this pin effectively causes wait states to be generated (no address advance). To ensure use of correct address during a WRITE cycle, ADV# must be HIGH at the rising edge of the first clock after an ADSP# cycle is initiated.
84	84	ADSP#	Input	Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ is performed using the new address, independent of the byte write enables and ADSC#, but dependent upon CE#, CE2 and CE2#. ADSP# is ignored if CE# is HIGH. Powerdown state is entered if CE2 is LOW or CE2# is HIGH.

(continued on next page)



TQFP PIN DESCRIPTIONS (continued)

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
85	85	ADSC#	Input	Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ or WRITE is performed using the new address if CE# is LOW. ADSC# is also used to place the chip into power-down state when CE# is HIGH.
31	31	MODE	Input	Mode: This input selects the burst sequence. A LOW on this pin selects "linear burst." NC or HIGH on this pin selects "interleaved burst." Do not alter input state while device is operating.
64	64	ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored.
(a) 58, 59, 62, 63, 68, 69, 72, 73 (b) 8, 9, 12, 13, 18, 19, 22, 23	(a) 52, 53, 56-59, 62, 63 (b) 68, 69, 72-75, 78, 79	DQa DQb	Input/ Output	SRAM Data I/Os: For the x18 version, Byte "a" is DQa pins; Byte "b" is DQb pins. For the x32 and x36 versions, Byte "a" is DQa pins; Byte "b" is DQb pins; Byte "c" is DQc pins; Byte "d" is DQd pins. Input data must meet setup and hold times around the rising edge of CLK.
·	(c) 2, 3, 6-9, 12, 13 (d) 18, 19, 22-25, 28, 29	DQc DQd		
74 24 - -	51 80 1 30	NC/DQPa NC/DQPb NC/DQPc NC/DQPd	NC/ I/O	No Connect/Parity Data I/Os: On the x32 version, these pins are No Connect (NC). On the x18 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb. On the x36 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb; Byte "c" parity is DQPc; Byte "d" parity is DQPd.
15, 41, 65, 91	15, 41, 65, 91	V _{DD}	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.
4, 11, 20, 27, 54, 61, 70, 77	4, 11, 20, 27, 54, 61, 70, 77	VDDQ	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.
5, 10, 14, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	5, 10, 14, 17, 21, 26, 40, 55, 60, 67, 71, 76, 90	Vss	Supply	Ground: GND.
38, 39	38, 39	DNU	_	Do Not Use: These signals may either be unconnected or wired to GND to improve package heat dissipation.
1-3, 6, 7, 16, 25, 28-30, 51-53, 56, 57, 66, 75, 78, 79, 95, 96	16, 66	NC	_	No Connect: These signals are not internally connected and may be connected to ground to improve package heat dissipation.
42, 43	42, 43	NF	-	No Function: These pins are internally connected to the die and will have the capacitance of input pins. It is allowable to leave these pins unconnected or driven by signals. Reserved for address expansion, pin 43 becomes an SA at 8Mb density and pin 42 becomes an SA at 16Mb density.



PIN LAYOUT (TOP VIEW) 165-PIN FBGA

x18 x32/x36 10 11 1 3 1 3 10 11 CE# BWb# BWE# ADV# NC CE2# ADSC# ADV# SA CE# NC BWc# BWb# CE2# BWE# ADSC# SA NC В SA CE2 CLK OE# (G#) ADSP# NC BWd# BWa# CLK GW# OE# (G#) ADSP# NC c c V_{DD}Q NC Vss Vss NF/DQF Vss Vss VDDQ NF/DQP Vss D D NC VDDQVss Ε Ε DQb DQb DQb NC Vss NC VDDQVDD VDDQ Vss Vss NC VDDQ NC Vdd VDD VDDQ Vss VDDQ G G DQb DQc VDDQ NC VDDQ VDD Vss Vss Vss VDD VDDQ NC VDD VDD VDDQ н VDD Vss Vss VDD Vss NC NC Vss Vss NC Vss VDD NC VDD NC VDDQ VDDQ VDDQ VDD Vss VDD VDDQ NC VDDQ VDD VDDQ VDDQ Vss $\mathsf{V}\mathsf{D}\mathsf{D}\mathsf{Q}$ VDD Vss Vss VDD VDDQ VDDQ VDD VDDQ М м М Vss NC VDDQVDD Vss Vss Vss VDD VDDQ DQa VDDQ VDD Vss VDD VDDQ DQa Ν Vss NC VDDQ VDDQ Vss NF/DQPd NC VDDQ NC Vss VDDQ NC NF/DQP SA1 TDI TDO TDI NC NC NC NC TDO MODE NC TMS MODE (LBO#) (LBO#)

TOP VIEW

TOP VIEW

^{*}No Connect (NC) is used on the x32 version. Parity (DQPx) is used on the x36 version. **NOTE:** Pins 11P, and 6N reserved for address pin expansion; 8Mb, and 16Mb respectively.



FBGA PIN DESCRIPTIONS

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
6R 6P 2A, 2B, 3P, 3R, 4P, 4R, 8P, 8R, 9P, 9R, 10A, 10B, 10P, 10R, 11A, 11R	6R 6P 2A, 2B, 3P, 3R, 4P, 4R, 8P, 8R, 9P, 9R, 10A, 10B, 10P, 10R, 11R	SA0 SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
5B 4A - -	5B 5A 4A 4B	BWa# BWb# BWc# BWd#	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. For the x18 version, BWa# controls DQas and DQPa; BWb# controls DQbs and DQPb. For the x32 and x36 versions, BWa# controls DQas and DQPa; BWb# controls DQbs and DQPb; BWc# controls DQcs and DQPc; BWd# controls DQds and DQPd. Parity is only available on the x18 and x36 versions.
7A	7A	BWE#	Input	Byte Write Enable: This active LOW input permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK.
7B	7B	GW#	Input	Global Write: This active LOW input allows a full 18-, 32-, or 36-bit WRITE to occur independent of the BWE# and BWx# lines and must meet the setup and hold times around the rising edge of CLK.
6B	6В	CLK	Input	Clock: This signal registers the address, data, chip enable, byte write enables, and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
3A	3A	CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and conditions the internal use of ADSP#. CE# is sampled only when a new external address is loaded.
6A	6A	CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded.
11H	11H	ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored.
3B	3B	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded.
8B	8B	OE#(G#)	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers.
9A	9A	ADV#	Input	Synchronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on ADV# effectively causes wait states to be generated (no address advance). To ensure use of correct address during a WRITE cycle, ADV# must be HIGH at the rising edge of the first clock after an ADSP# cycle is initiated.

(continued on next page)



FBGA PIN DESCRIPTIONS (continued)

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
9B	9В	ADSP#	Input	Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ is performed using the new address, independent of the byte write enables and ADSC#, but dependent upon CE#, CE2 and CE2#. ADSP# is ignored if CE# is HIGH. Powerdown state is entered if CE2 is LOW or CE2# is HIGH.
8A	8A	ADSC#	Input	Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ or WRITE is performed using the new address if CE# is LOW. ADSC# is also used to place the chip into power-down state when CE# is HIGH.
1R	1R	MODE (LB0#)	Input	Mode: This input selects the burst sequence. A LOW on this input selects "linear burst." NC or HIGH on this input selects "interleaved burst." Do not alter input state while device is operating.
(a) 10J, 10K, 10L, 10M, 11D, 11E, 11F, 11G (b) 1J, 1K, 1L, 1M, 2D, 2E, 2F, 2G	(a) 10J, 10K, 10L, 10M, 11J, 11K, 11L, 11M (b) 10D, 10E, 10F, 10G, 11D, 11E, 11F, 11G (c) 1D, 1E, 1F, 1G, 2D, 2E, 2F, 2G (d) 1J, 1K, 1L, 1M, 2J, 2K, 2L, 2M	DQa DQb DQc DQd	Input/ Output	SRAM Data I/Os: For the x18 version, Byte "a" is associated DQas; Byte "b" is associated with DQbs. For the x32 and x36 versions, Byte "a" is associated with DQas; Byte "b" is associated with DQbs; Byte "c" is associated with DQcs; Byte "d" is associated with DQds. Input data must meet setup and hold times around the rising edge of CLK.
11C 1N - -	11N 11C 1C 1N	NC/DQPa NC/DQPb NC/DQPc NC/DQPd	NC/ I/O	No Connect/Parity Data I/Os: On the x32 version, these are No Connect (NC). On the x18 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb. On the x36 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb; Byte "c" parity is DQPc; Byte "d" parity is DQPd.
4D, 4E, 4F, 4G, 4H, 4J, 4K, 4L, 4M, 8D, 8E, 8F, 8G, 8H, 8J, 8K, 8L, 8M	4D, 4E, 4F, 4G, 4H, 4J, 4K, 4L, 4M, 8D, 8E, 8F, 8G, 8H, 8J, 8K, 8L, 8M	Vdd	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.
3C, 3D, 3E, 3F, 3G, 3J, 3K, 3L, 3M, 3N, 9C, 9D, 9E, 9F, 9G, 9J, 9K, 9L, 9M, 9N	3C, 3D, 3E, 3F, 3G, 3J, 3K, 3L, 3M, 3N, 9C, 9D, 9E, 9F, 9G, 9J, 9K, 9L, 9M, 9N	VddQ	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.

(continued on next page)



FBGA PIN DESCRIPTIONS (continued)

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
	1H, 2H, 4C, 4N,	Vss	Supply	Ground: GND.
	5C, 5D, 5E 5F,			
5G, 5H, 5J, 5K,				
5L, 5M, 6C, 6D,				
6E, 6F, 6G, 6H,				
6J, 6K, 6L, 6M,				
7C, 7D, 7E, 7F,	7C, 7D, 7E, 7F,			
7G, 7H, 7J,	7G, 7H, 7J,			
7K, 7L, 7M,	7K, 7J, 7M,			
7N, 8C, 8N	7N, 8C, 8N			
5P, 5R, 7P, 7R	5P, 5R, 7P, 7R	DNU	_	Do Not Use: These signals may either be unconnected or wired to GND to improve package heat dissipation.
1A, 1B, 1C, 1D, 1E, 1F, 1G, 1P, 2C, 2J, 2K, 2L, 2M, 2N, 2P, 2R, 3H, 4B, 5A, 5N, 6N, 9H, 10C, 10D, 10E, 10F, 10G, 10H, 10N, 11B, 11J, 11K, 11L, 11M,	1A, 1B, 1P, 2C, 2N, 2P, 2R, 3H, 5N, 6N, 9H, 10C, 10H, 10N, 11A, 11B, 11P	NC	_	No Connect: These signals are not internally connected and may be connected to ground to improve package heat dissipation. Pins 11P, and 6N reserved for address pin expansion; 8Mb, and 16Mb respectively.



PIN LAYOUT (TOP VIEW) 119-PIN BGA



^{*}No Connect (NC) is used on the x32 version. Parity (DQPx) is used on the x36 version. **NOTE:** Pins 6B and 2B reserved for address pin expansion; 8Mb and 16Mb respectively.



BGAPIN DESCRIPTIONS

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
4P 4N 2A, 3A, 5A, 6A, 3B, 5B, 2C, 3C, 5C, 6C, 2R, 6R, 2T, 3T, 5T, 6T	4P 4N 2A, 2C, 2R, 3A, 3B, 3C, 3T, 4T, 5A, 5B, 5C, 5T, 6A, 6C, 6R	SA0 SA1 SA	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
5L 3G - -	5L 5G 3G 3L	BWa# BWb# BWc# BWd#	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written and must meet the setup and hold times around the rising edge of CLK. A byte write enable is LOW for a WRITE cycle and HIGH for a READ cycle. For the x18 version, BWa# controls DQa's and DQPa; BWb# controls DQb's and DQPb. For the x32 and x36 versions, BWa# controls DQa's and DQPa; BWb# controls DQb's and DQPb; BWc# controls DQc's and DQPc; BWd# controls DQd's and DQPd. Parity is only available on the x18 and x36 versions.
4 M	4 M	BWE#	Input	Byte Write Enable: This active LOW input permits BYTE WRITE operations and must meet the setup and hold times around the rising edge of CLK.
4H	4H	GW#	Input	Global Write: This active LOW input allows a full 18-, 32- or 36-bit WRITE to occur independent of the BWE# and BWx# lines and must meet the setup and hold times around the rising edge of CLK.
4K	4K	CLK	Input	Clock: This signal registers the address, data, chip enable, byte write enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge.
4E	4E	CE#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and conditions the internal use of ADSP#. CE# is sampled only when a new external address is loaded.
6 B	6 B	CE2#	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and is sampled only when a new external address is loaded.
7T	7Т	ZZ	Input	Snooze Enable: This active HIGH, asynchronous input causes the device to enter a low-power standby mode in which all data in the memory array is retained. When ZZ is active, all other inputs are ignored.
2 B	2 B	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device and is sampled only when a new external address is loaded.
4 F	4 F	OE#	Input	Output Enable: This active LOW, asynchronous input enables the data I/O output drivers.
4 G	4G	ADV#	Input	Synchronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on ADV# effectively causes wait states to be generated (no address advance). To ensure use of correct address during a WRITE cycle, ADV# must be HIGH at the rising edge of the first clock after an ADSP# cycle is initiated.

(continued on next page)



BGA PIN DESCRIPTIONS (continued)

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
4A	4A	ADSP#	Input	Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ is performed using the new address, independent of the byte write enables and ADSC#, but dependent upon CE#, CE2 and CE2#. ADSP# is ignored if CE# is HIGH. Power-down state is entered if CE2 is LOW or CE2# is HIGH.
4B	4 B	ADSC#	Input	Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ or WRITE is performed using the new address if CE# is LOW. ADSC# is also used to place the chip into power-down state when CE# is HIGH.
3 R	3R	MODE	Input	Mode: This input selects the burst sequence. A LOW on this input selects "linear burst." NC or HIGH on this input selects "interleaved burst." Do not alter input state while device is operating.
(a) 6F, 6H, 6L, 6N, 7E, 7G, 7K, 7P (b) 1D, 1H, 1L, 1N, 2E, 2G, 2K, 2M	(a) 6K, 6L, 6M, 6N, 7K, 7L, 7N, 7P (b) 6E, 6F, 6G, 6H, 7D, 7E, 7G, 7H (c) 1D, 1E, 1G, 1H, 2E, 2F, 2G, 2H (d) 1K, 1L, 1N, 1P, 2K, 2L, 2M, 2N	DQa DQb DQc DQd	Input/ Output	SRAM Data I/Os: For the x18 version, Byte "a" is DQa's; Byte "b" is DQb's. For the x32 and x36 versions, Byte "a" is DQa's; Byte "b" is DQb's; Byte "c" is DQc's; Byte "d" is DQd's. Input data must meet setup and hold times around the rising edge of CLK.
6D 2P - -	6P 6D 2D 2P	NC/DQPa NC/DQPb NC/DQPc NC/DQPd	NC/ I/O	No Connect/Parity Data I/Os: On the x32 version, these are No Connect (NC). On the x18 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb. On the x36 version, Byte "a" parity is DQPa; Byte "b" parity is DQPb; Byte "c" parity is DQPc; Byte "d" parity is DQPd.
2J, 4C, 4J, 4R, 5R, 6J	2J, 4C, 4J, 4R, 5R, 6J	VDD	Supply	Power Supply: See DC Electrical Characteristics and Operating Conditions for range.
1A, 1F, 1J, 1M, 1U, 7A, 7F, 7J, 7M, 7U	1A, 1F, 1J, 1M, 1U, 7A, 7F, 7J, 7M, 7U	VddQ	Supply	Isolated Output Buffer Supply: See DC Electrical Characteristics and Operating Conditions for range.
3D, 3E, 3F, 3H, 3K, 3L, 3M, 3N, 3P, 5D, 5E, 5F, 5G, 5H, 5K, 5M, 5N, 5P	3D, 3E, 3F, 3H, 3K, 3M, 3N, 3P, 5D, 5E, 5F, 5H, 5K, 5M, 5N, 5P	Vss	Supply	Ground: GND.

(continued on next page)



BGA PIN DESCRIPTIONS (continued)

x18	x32/x36	SYMBOL	TYPE	DESCRIPTION
2U, 3U, 4U, 5U	2U, 3U, 4U, 5U	DNU	ı	Do Not Use: These signals may either be unconnected or wired to GND to improve package heat dissipation.
1B, 1C, 1E, 1G, 1K, 1P, 1R, 1T, 2D, 2F, 2H, 2L, 2N, 3J, 4D, 4L, 4T, 5J, 6E, 6G, 6K, 6M, 6P, 6U, 7B, 7C, 7D, 7H, 7L, 7N,	1B, 1C, 1R, 1T, 2T, 3J, 4D, 4L, 5J, 6T, 6U, 7B, 7C, 7R	NC	-	No Connect: These signals are not internally connected and may be connected to ground to improve package heat dissipation.

INTERLEAVED BURST ADDRESS TABLE (MODE = NC OR HIGH)

FIRST ADDRESS (EXTERNAL)	SECOND ADDRESS (INTERNAL)	THIRD ADDRESS (INTERNAL)	FOURTH ADDRESS (INTERNAL)
XX00	XX01	XX10	XX11
XX01	XX00	XX11	XX10
XX10	XX11	XX00	XX01
XX11	XX10	XX01	XX00

LINEAR BURST ADDRESS TABLE (MODE = LOW)

FIRST ADDRESS (EXTERNAL)	SECOND ADDRESS (INTERNAL)	THIRD ADDRESS (INTERNAL)	FOURTH ADDRESS (INTERNAL)
XX00	XX01	XX10	XX11
XX01	XX10	XX11	XX00
XX10	XX11	XX00	XX01
XX11	XX00	XX01	XX10

PARTIAL TRUTH TABLE FOR WRITE COMMANDS (x18)

FUNCTION	GW#	BWE#	BWa#	BWb#
READ	Н	Н	Х	Х
READ	Н	L	Η	Н
WRITE Byte "a"	Н	L	L	Н
WRITE Byte "b"	Н	L	Н	L
WRITE All Bytes	Н	L	L	L
WRITE All Bytes	L	Х	Х	Х

PARTIAL TRUTH TABLE FOR WRITE COMMANDS (x32/x36)

FUNCTION	GW#	BWE#	BWa#	BWb#	BWc#	BWd#
READ	Н	Н	Х	Х	Х	Х
READ	Н	L	Н	Н	Н	Н
WRITE Byte "a"	Н	L	L	Н	Н	Н
WRITE All Bytes	Н	L	L	L	L	L
WRITE All Bytes	L	Х	Х	Х	Х	Х

NOTE: Using BWE# and BWa# through BWd#, any one or more bytes may be written.



TRUTH TABLE

OPERATION	ADDRESS											
	USED	CE#	CE2#	CE2	ZZ	ADSP#	ADSC#	ADV#	WRITE#	OE#	CLK	DQ
DESELECT Cycle, Power-Down	None	Τ	Х	Х	L	X	L	Χ	X	Χ	L-H	High-Z
DESELECT Cycle, Power-Down	None	L	Χ	L	L	L	Х	Χ	X	Χ	L-H	High-Z
DESELECT Cycle, Power-Down	None	L	Н	Χ	L	L	Х	Χ	X	Χ	L-H	High-Z
DESELECT Cycle, Power-Down	None	L	Χ	L	L	Н	L	Χ	X	Χ	L-H	High-Z
DESELECT Cycle, Power-Down	None	L	Н	Х	L	Н	L	Х	Х	Χ	L-H	High-Z
SNOOZE MODE, Power-Down	None	Х	Χ	Χ	Н	Х	Х	Χ	X	Χ	Х	High-Z
READ Cycle, Begin Burst	External	L	L	Н	L	L	Х	Χ	Х	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	Н	L	L	Х	Χ	X	Н	L-H	High-Z
WRITE Cycle, Begin Burst	External	L	L	Н	L	Н	L	Χ	L	Χ	L-H	D
READ Cycle, Begin Burst	External	L	L	Н	L	Н	L	Х	Н	L	L-H	Q
READ Cycle, Begin Burst	External	L	L	Н	L	Н	L	Χ	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L-H	High-Z
READ Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L-H	Q
READ Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L-H	High-Z
WRITE Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L-H	D
WRITE Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L-H	D
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L-H	High-Z
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L-H	Q
READ Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L-H	High-Z
WRITE Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L-H	D
WRITE Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L-H	D

NOTE: 1. X means "Don't Care." # means active LOW. H means logic HIGH. L means logic LOW.

- 2. For WRITE#, L means any one or more byte write enable signals (BWa#, BWb#, BWc# or BWd#) and BWE# are LOW or GW# is LOW. WRITE# = H for all BWx#, BWE#, GW# HIGH.
- 3. BWa# enables WRITEs to DQas and DQPa. BWb# enables WRITEs to DQbs and DQPb. BWc# enables WRITEs to DQcs and DQPc. BWd# enables WRITEs to DQds and DQPd. DQPa and DQPb are only available on the x18 and x36 versions. DQPc and DQPd are only available on the x36 version.
- 4. All inputs except OE# and ZZ must meet setup and hold times around the rising edge (LOW to HIGH) of CLK.
- 5. Wait states are inserted by suspending burst.
- 6. For a WRITE operation following a READ operation, OE# must be HIGH before the input data setup time and held HIGH throughout the input data hold time.
- 7. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
- 8. ADSP# LOW always initiates an internal READ at the L-H edge of CLK. A WRITE is performed by setting one or more byte write enable signals and BWE# LOW or GW# LOW for the subsequent L-H edge of CLK. Refer to WRITE timing diagram for clarification.



ABSOLUTE MAXIMUM RATINGS*

Voltage on VDD Supply	
Relative to Vss	-0.5V to +4.6V
Voltage on VddQ Supply	
Relative to Vss	-0.5V to +4.6V
$V_{\rm IN}$ -0.5V to $V_{\rm DD}Q$ + 0.5V	
Storage Temperature (plastic)5	5°C to +150°C
Junction Temperature**	+150°C
Short Circuit Output Current	100mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Maximum junction temperature depends upon package type, cycle time, loading, ambient temperature and airflow. See Micron Technical Note TN-05-14 for more information.

3.3V I/O DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

(0°C \leq T_A \leq +70°C; VDD, VDDQ = +3.3V +0.3V/-0.165V unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage		Vıн	2.0	V _{DD} + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.8	٧	1, 2
Input Leakage Current	$0V \leq V_{\text{IN}} \leq V_{\text{DD}}$	ILi	-1.0	1.0	μΑ	3
Output Leakage Current	Output(s) disabled, $0V \le V_{IN} \le V_{DD}$	ILo	-1.0	1.0	μΑ	
Output High Voltage	Iон = -4.0mA	Vон	2.4	_	V	1, 4
Output Low Voltage	IoL = 8.0mA	Vol	_	0.4	٧	1, 4
Supply Voltage		VDD	3.135	3.6	V	1
Isolated Output Buffer Supply		VddQ	3.135	3.6	V	1, 5

NOTE: 1. All voltages referenced to Vss (GND).

2. Overshoot: $V_{IH} \le +4.6V$ for $t \le {}^tKC/2$ for $l \le 20mA$ Undershoot: $V_{IL} \ge -0.7V$ for $t \le {}^tKC/2$ for $l \le 20mA$

Power-up: ViH \leq +3.6V and VDD \leq 3.135V for t \leq 200ms

- 3. MODE pin has an internal pull-up, and input leakage = $\pm 10\mu A$.
- 4. The load used for Voн, Vol testing is shown in Figure 2 for 3.3V I/O. AC load current is higher than the stated DC values. AC I/O curves are available upon request.
- 5. VdDQ should never exceed VdD. VdD and VdDQ can be connected together, for 3.3V I/O operation only.



TQFP CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Control Input Capacitance	$T_A = 25^{\circ}C; f = 1 MHz;$	Cı	3	4	рF	1
Input/Output Capacitance (DQ)	$V_{DD} = 3.3V$	Co	4	5	рF	1
Address Capacitance		CA	3	3.5	рF	1
Clock Capacitance		Сск	3	3.5	рF	1

BGA CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Address/Control Input Capacitance	$T_A = 25^{\circ}C; f = 1 \text{ MHz}$	Cı	4	7	рF	1
Input/Output Capacitance (DQ)	$V_{DD} = 3.3V$	Co	4.5	5.5	рF	1
Address Capacitance		CA	4	7	рF	1
Clock Capacitance		Сск	4	5.5	рF	1

FBGA CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Address/Control Input Capacitance		Cı	2.5	3.5	рF	1, 2
Output Capacitance (Q)	$T_A = 25^{\circ}C; f = 1 MHz$	Co	4	5	рF	1, 2
Clock Capacitance		Сск	2.5	3.5	рF	1, 2

NOTE: 1. This parameter is sampled.

2. Preliminary package data.



2.5V I/O DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS

 $(0^{\circ}C \le T_{A} \le +70^{\circ}C; V_{DD} = +3.3V +0.3V/-0.165V; V_{DD}Q = +2.5V +0.4V/-0.125V unless otherwise noted)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Input High (Logic 1) Voltage	Data bus (DQx)	VıhQ	1.7	VDDQ + 0.3	V	1, 2
	Inputs	Vıн	1.7	V _{DD} + 0.3	V	1, 2
Input Low (Logic 0) Voltage		VIL	-0.3	0.7	V	1, 2
Input Leakage Current	$0V \leq V_{\text{IN}} \leq V_{\text{DD}}$	ILı	-1.0	1.0	μΑ	3
Output Leakage Current	Output(s) disabled, $0V \le V_{IN} \le V_{DD}Q$ (DQx)	ILo	-1.0	1.0	μΑ	
Output High Voltage	Iон = -2.0mA	Vон	1.7	_	V	1, 4
	Iон = -1.0mA	Vон	2.0	_	V	1, 4
Output Low Voltage	IoL = 2.0mA	Vol	_	0.7	V	1, 4
	IoL = 1.0mA	Vol	-	0.4	V	1, 4
Supply Voltage		V _{DD}	3.135	3.6	V	1
Isolated Output Buffer Supply		VDDQ	2.375	2.9	V	1

NOTE: 1. All voltages referenced to Vss (GND).

2. Overshoot: VIH \leq +4.6V for t \leq ^tKC/2 for I \leq 20mA Undershoot: VIL \geq -0.7V for t \leq ^tKC/2 for I \leq 20mA Power-up: VIH \leq +3.6V and VDD \leq 3.135V for t \leq 200ms

3. MODE has an internal pull-up, and input leakage = $\pm 10\mu A$.

4. The load used for VoH, Vol testing is shown in Figure 4 for 2.5V I/O. AC load current is higher than the shown DC values. AC I/O curves are available upon request.



TQFP THERMAL RESISTANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	UNITS	NOTES
Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal	θ_{JA}	46	°C/W	1
Thermal Resistance (Junction to Top of Case)	impedance, per ElA/JESD51.	θ _{JC}	2.8	°C/W	1

BGATHERMAL RESISTANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	UNITS	NOTES
Junction to Ambient (Airflow of 1m/s)	Test conditions follow standard test methods and procedures for measuring thermal	θ_{JA}	40	°C/W	1
Junction to Case (Top)	impedance, per EIA/JESD51.	θ_{JC}	9	°C/W	1
Junction to Bumps (Bottom)		θ_{JB}	17	°C/W	1

FBGA THERMAL RESISTANCE

DESCRIPTION	CONDITIONS	SYMBOL	TYP	UNITS	NOTES
Junction to Ambient (Airflow of 1m/s)	Test conditions follow standard test methods and procedures for measuring thermal	θ_{JA}	40	°C/W	1, 2
Junction to Case (Top)	impedance, per EIA/JESD51.	θ_{JC}	9	°C/W	1, 2
Junction to Pins (Bottom)		θ_{JB}	17	°C/W	1, 2

NOTE: 1. This parameter is sampled.

2. Preliminary package data.



IDD OPERATING CONDITIONS AND MAXIMUM LIMITS

(Note 1) (0°C \leq T_A \leq +70°C; V_{DD} = +3.3V +0.3V/-0.165V unless otherwise noted)

				M					
DESCRIPTION	CONDITIONS	SYMBOL	TYP	-6.8	-7.5	-8.5	-10	UNITS	NOTES
Power Supply Current: Operating	Device selected; All inputs ≤ VIL or ≥ VIH; Cycle time ≥ ^t KC (MIN); VDD = MAX; Outputs open	ldd	155	425	375	325	250	m A	2, 3, 4
Power Supply Current: Idle	Device selected; $VDD = MAX$; $ADSC\#$, $ADSP\#$, $ADV\#$, $GW\#$, $BWx\# \ge VIH$; $AII inputs \le Vss + 0.2 or \ge VDDQ - 0.2$; $Cycle time \ge {}^tKC (MIN)$; Outputs open	l _{DD1}	35	115	100	85	65	m A	2, 3, 4
CMOS Standby	Device deselected; VDD = MAX; All inputs ≤ Vss + 0.2 or ≥ VDDQ - 0.2; All inputs static; CLK frequency = 0	IsB2	0.4	10	10	10	10	m A	3, 4
TTL Standby	Device deselected; VDD = MAX; All inputs ≤ VIL or ≥ VIH; All inputs static; CLK frequency = 0	Isb3	8	25	25	25	25	m A	3, 4
Clock Running	Device deselected; VDD = MAX; ADSP#, ADV#, GW#, BWx# \geq VIH; All inputs \leq Vss + 0.2 or \geq VDDQ - 0.2; Cycle time \geq ^t KC (MIN)	lsB4	35	115	100	85	65	m A	3, 4

NOTE: 1. VDDQ = +3.3V +0.3V -0.165V for 3.3V I/O configuration; VDDQ = +2.5V +0.4V -0.125V for 2.5V I/O configuration.

- 2. IDD is specified with no output current and increases with faster cycle times. IDDQ increases with faster cycle times and greater output loading.
- 3. "Device deselected" means device is in power-down mode as defined in the truth table. "Device selected" means device is active (not in power-down mode).
- 4. Typical values are measured at 3.3V, 25°C, and 15ns cycle time.



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Note 1) (0°C \leq T_A \leq +70°C; V_{DD} = +3.3V +0.3V/-0.165V unless otherwise noted)

		-6	5.8	-7	' .5	-8	3.5	-1	10		
DESCRIPTION	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Clock											
Clock cycle time	^t KC	7.5		8.8		10		15		ns	
Clock frequency	^f KF		133		113		100		66	MHz	
Clock HIGH time	^t KH	2.5		2.5		3.0		4.0		ns	2
Clock LOW time	^t KL	2.5		2.5		3.0		4.0		ns	2
Output Times											
Clock to output valid	^t KQ		6.8		7.5		8.5		10	ns	
Clock to output invalid	^t KQX	1.5		1.5		3.0		3.0		ns	3
Clock to output in Low-Z	^t KQLZ	1.5		1.5		3.0		3.0		ns	3, 4, 5, 6
Clock to output in High-Z	^t KQHZ		3.5		4.2		5.0		5.0	ns	3, 4, 5, 6
OE# to output valid	^t OEQ		3.5		4.2		5.0		5.0	ns	7
OE# to output in Low-Z	^t OELZ	0		0		0		0		ns	3, 4, 5, 6
OE# to output in High-Z	^t OEHZ		3.5		4.2		5.0		5.0	ns	3, 4, 5, 6
Setup Times	•				•				•		
Address	^t AS	1.5		1.5		1.8		2.0		ns	8, 9
Address status (ADSC#, ADSP#)	^t ADSS	1.5		1.5		1.8		2.0		ns	8, 9
Address advance (ADV#)	^t AAS	1.5		1.5		1.8		2.0		ns	8, 9
Byte write enables (BWa#-BWd#, GW#, BWE#)	tWS	1.5		1.5		1.8		2.0		ns	8, 9
Data-in	^t DS	1.5		1.5		1.8		2.0		ns	8, 9
Chip enable (CE#)	^t CES	1.5		1.5		1.8		2.0		ns	8, 9
Hold Times	•	•				•	•			•	
Address	^t AH	0.5		0.5		0.5		0.5		ns	8, 9
Address status (ADSC#, ADSP#)	^t ADSH	0.5		0.5		0.5		0.5		ns	8, 9
Address advance (ADV#)	^t AAH	0.5		0.5		0.5		0.5		ns	8, 9
Byte write enables (BWa#-BWd#, GW#, BWE#)	^t WH	0.5		0.5		0.5		0.5		ns	8, 9
Data-in	^t DH	0.5		0.5		0.5		0.5		ns	8, 9
Chip enable (CE#)	^t CEH	0.5		0.5		0.5		0.5		ns	8, 9

NOTE: 1. Test conditions as specified with the output loading shown in Figure 1 for 3.3V I/O (VDDQ = +3.3V +0.3V/-0.165V) and Figure 3 for 2.5V I/O (VDDQ = +2.5V +0.4V/-0.125V) unless otherwise noted.

- 2. Measured as HIGH above VIH and LOW below VIL.
- 3. This parameter is measured with the output loading shown in Figure 2 for 3.3V I/O and Figure 4 for 2.5V I/O.
- 4. This parameter is sampled.
- 5. Transition is measured ±500mV from steady state voltage.
- 6. Refer to Technical Note TN-58-09, "Synchronous SRAM Bus Contention Design Considerations," for a more thorough discussion on these parameters.
- 7. OE# is a "Don't Care" when a byte write enable is sampled LOW.
- 8. A READ cycle is defined by byte write enables all HIGH or ADSP# LOW for the required setup and hold times. A WRITE cycle is defined by at least one byte write enable LOW and ADSP# HIGH for the required setup and hold times.
- 9. This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK when either ADSP# or ADSC# is LOW and chip enabled. All other synchronous inputs must meet the setup and hold times with stable logic levels for all rising edges of clock (CLK) when the chip is enabled. Chip enable must be valid at each rising edge of CLK when either ADSP# or ADSC# is LOW to remain enabled.



3.3V I/O AC TEST CONDITIONS

Input pulse levels VIH = (VDD/2.2) + 1.5V
VIL = (VDD/2.2) - 1.5V
Input rise and fall times 1ns
Input timing reference levels Vdd/2.2
Output reference levelsVDDQ/2.2
Output load See Figures 1 and 2

2.5V I/O AC TEST CONDITIONS

Input pulse levels VIH = (VDD/2.64) + 1.25V
VIL = (VDD/2.64) - 1.25V
Input rise and fall times1ns
Input timing reference levels VDD/2.64
Output reference levelsVDDQ/2
Output load See Figures 3 and 4

3.3V I/O Output Load Equivalents




Figure 1




Figure 2

2.5V I/O Output Load Equivalents




Figure 3




Figure 4

LOAD DERATING CURVES

Micron 256K x 18, 128K x 32, and 128K x 36 SyncBurst SRAM timing is dependent upon the capacitive loading on the outputs.

Consult the factory for copies of I/O current versus voltage curves.



SNOOZE MODE

SNOOZE MODE is a low-current, "power-down" mode in which the device is deselected and current is reduced to Isb2z. The duration of SNOOZE MODE is dictated by the length of time ZZ is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored.


ZZ is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE. When ZZ becomes a logic HIGH, Isb2z is guaranteed after the setup time ^tZZ is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.

SNOOZE MODE ELECTRICAL CHARACTERISTICS

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Current during SNOOZE MODE	$ZZ \ge V$ IH	Isb2Z		10	mA	
ZZ active to input ignored		^t ZZ		^t KC	ns	1
ZZ inactive to input sampled		^t RZZ	^t KC		ns	1
ZZ active to snooze current		^t ZZI		^t KC	ns	1
ZZ inactive to exit snooze current		^t RZZI	0		ns	1


NOTE: 1. This parameter is sampled.

SNOOZE MODE WAVEFORM





READ TIMING³



READ TIMING PARAMETERS

	-6	-6.8		.5	-8	.5	-10		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t KC	7.5		8.8		10		15		ns
fKF		133		113		100		66	MHz
^t KH	2.5		2.5		3.0		4.0		ns
^t KL	2.5		2.5		3.0		4.0		ns
^t KQ		6.8		7.5		8.5		10	ns
^t KQX	1.5		1.5		3.0		3.0		ns
^t KQLZ	1.5		1.5		3.0		3.0		ns
^t KQHZ		3.5		4.2		5.0		5.0	ns
^t OEQ		3.5		4.2		5.0		5.0	ns
^t OELZ	0		0		0		0		ns
tOEHZ		3.5		4.2		5.0		5.0	ns


	-6	.8	-7	'. 5	-8	.5	-1	10	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t AS	1.5		1.5		1.8		2.0		ns
^t ADSS	1.5		1.5		1.8		2.0		ns
^t AAS	1.5		1.5		1.8		2.0		ns
tWS	1.5		1.5		1.8		2.0		ns
^t CES	1.5		1.5		1.8		2.0		ns
^t AH	0.5		0.5		0.5		0.5		ns
^t ADSH	0.5		0.5		0.5		0.5		ns
^t AAH	0.5		0.5		0.5		0.5		ns
tWH	0.5		0.5		0.5		0.5		ns
^t CEH	0.5		0.5		0.5		0.5		ns

NOTE: 1. Q(A2) refers to output from address A2. Q(A2 + 1) refers to output from the next internal burst address following A2.

- 2. CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.
- 3. Timing is shown assuming that the device was not enabled before entering into this sequence.
- 4. Outputs are disabled ^tKQHZ after deselect.



WRITE TIMING



WRITE TIMING PARAMETERS


	-6.8		-7	-7.5		-8.5		-10	
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t KC	7.5		8.8		10		15		ns
^f KF		133		113		100		66	MHz
^t KH	2.5		2.5		3.0		4.0		ns
^t KL	2.5		2.5		3.0		4.0		ns
^t OEHZ		3.5		4.2		5.0		5.0	ns
^t AS	1.5		1.5		1.8		2.0		ns
^t ADSS	1.5		1.5		1.8		2.0		ns
^t AAS	1.5		1.5		1.8		2.0		ns
tWS	1.5		1.5		1.8		2.0		ns

	-6	8.8	-7.5		-8.5		-10		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t DS	1.5		1.5		1.8		2.0		ns
^t CES	1.5		1.5		1.8		2.0		ns
^t AH	0.5		0.5		0.5		0.5		ns
^t ADSH	0.5		0.5		0.5		0.5		ns
^t AAH	0.5		0.5		0.5		0.5		ns
^t WH	0.5		0.5		0.5		0.5		ns
^t DH	0.5		0.5		0.5		0.5		ns
^t CEH	0.5		0.5		0.5		0.5		ns

NOTE: 1. D(A2) refers to output from address A2. D(A2 + 1) refers to output from the next internal burst address following A2.

- 2. CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.
- 3. OE# must be HIGH before the input data setup and held HIGH throughout the data hold time. This prevents input/output data contention for the time period prior to the byte write enable inputs being sampled.
- 4. ADV# must be HIGH to permit a WRITE to the loaded address.
- 5. Full-width WRITE can be initiated by GW# LOW; or GW# HIGH and BWE#, BWa# and BWb# LOW for x18 device; or GW# HIGH and BWE#, BWa#-BWd# LOW for x32 and x36 devices.

READ/WRITE TIMING⁶



READ/WRITE TIMING PARAMETERS

	-6.8		-7.5		-8.5		-10		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
^t KC	7.5		8.8		10		15		ns
fKF		133		113		100		66	MHz
^t KH	2.5		2.5		3.0		4.0		ns
^t KL	2.5		2.5		3.0		4.0		ns
^t KQ		6.8		7.5		8.5		10	ns
^t OELZ	0		0		0		0		ns
^t OEHZ		3.5		4.2		5.0		5.0	ns
^t AS	1.5		1.5		1.8		2.0		ns
^t ADSS	1.5		1.5		1.8		2.0		ns


	-6.8		-7.5		-8.5		-10		
SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
tWS	1.5		1.5		1.8		2.0		ns
^t DS	1.5		1.5		1.8		2.0		ns
^t CES	1.5		1.5		1.8		2.0		ns
^t AH	0.5		0.5		0.5		0.5		ns
^t ADSH	0.5		0.5		0.5		0.5		ns
tWH	0.5		0.5		0.5		0.5		ns
^t DH	0.5		0.5		0.5		0.5		ns
^t CEH	0.5		0.5		0.5		0.5		ns

NOTE: 1. Q(A4) refers to output from address A4. Q(A4 + 1) refers to output from the next internal burst address following A4.

- 2. CE2# and CE2 have timing identical to CE#. On this diagram, when CE# is LOW, CE2# is LOW and CE2 is HIGH. When CE# is HIGH, CE2# is HIGH and CE2 is LOW.
- 3. The data bus (Q) remains in High-Z following a WRITE cycle unless an ADSP#, ADSC# or ADV# cycle is performed.
- 4. GW# is HIGH.
- 5. Back-to-back READs may be controlled by either ADSP# or ADSC#.
- 6. Timing is shown assuming that the device was not enabled before entering into this sequence.



100-PIN PLASTIC TQFP (JEDEC LQFP)




NOTE: 1. All dimensions in millimeters MAX or typical where noted.

2. Package width and length do not include mold protrusion; allowable mold protrusion is 0.25mm per side.




165-PIN FBGA




NOTE: 1. All dimensions in millimeters $\frac{MAX}{MIN}$ or typical where noted.



119-PIN BGA





NOTE: 1. All dimensions in millimeters $\frac{MAX}{MIN}$ or typical where noted.

2. Solder ball land pad is 0.6mm.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900

E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992

Micron is a registered trademark and the Micron logo and M logo are trademarks of Micron Technology, Inc.

QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress Semiconductor, IDT, and Micron Technology, Inc.

SyncBurst is a trademark of Micron Technology, Inc.

ZBT and Zero Bus Turnaround are trademarks of Integrated Device Technology, Inc., and the architecture is supported by Micron Technology, Inc., and Motorola, Inc.



REVISION HISTORY

Removed note "Not Recommended for New Designs," Rev. 6/01
Added Industrial Temperature note and references, Rev. 3/01, FINAL
Added 119-pin PBGA package, Rev. 1/01, FINAL
Removed FBGA Part Marking Guide, REV 8/00-A, FINAL
Changed FBGA capacitance values, REV 8/00, FINAL CI; TYP 2.5pF from 4pF; MAX. 3.5pF from 5pF Co; TYP 4pF from 6pF; MAX. 5pF from 7pF CCK; TYP 2.5pF from 5pF; MAX. 3.5pF from 6pF
Added FBGA Part Marking Guide, Rev. 7/00, Preliminary
Added 165-pin FBGA package, Rev. 6/00, Preliminary