

Radiation Hardened, SEGR Resistant N-Channel Power MOSFETs

June 1997

Features

- 25A (Note 1), 60V, $r_{DS(ON)} = 0.020\Omega$
- Total Dose - Meets Pre-Rad Specifications to 100K RAD(Si)
- Single Event - Safe Operating Area Curve for Single Event Effects
 - SEE Immunity for LET of 36MeV/mg/cm² with V_{DS} up to 80% of Rated Breakdown and V_{GS} of 10V Off-Bias
- Dose Rate - Typically Survives 3E9RAD(Si)/s at 80% BV_{DSS}
 - Typically Survives 2E12 if Current Limited to I_{DM}
- Photo Current - 6.0nA Per-RAD(Si)/s Typically
- Neutron - Maintain Pre-RAD Specifications for 3E13 Neutrons/cm²
 - Usable to 3E14 Neutrons/cm²

Description

The Discrete Products Operation of Harris Semiconductor has developed a series of Radiation Hardened MOSFETs specifically designed for commercial and military space applications. Enhanced Power MOSFET immunity to Single Event Effects (SEE), Single Event Gate Rupture (SEGR) in particular, is combined with 100K RADS of total dose hardness to provide devices which are ideally suited to harsh space environments. The dose rate and neutron tolerance necessary for military applications have not been sacrificed.


The Harris portfolio of SEGR resistant radiation hardened MOSFETs includes N-Channel and P-Channel devices in a variety of voltage, current and on-resistance ratings. Numerous packaging options are also available.

This MOSFET is an enhancement-mode silicon-gate power field-effect transistor of the vertical DMOS (VDMOS) structure. It is specially designed and processed to be radiation tolerant. The MOSFET is well suited for applications exposed to radiation environments such as switching regulation, switching converters, motor drives, relay drivers and drivers for high-power bipolar switching transistors requiring high speed and low gate drive power. This type can be operated directly from integrated circuits.

Reliability screening is available as either commercial, TXV equivalent of MIL-S-19500, or Space equivalent of MIL-S-19500. Contact Harris Semiconductor for any desired deviations from the data sheet.


FORMERLY AVAILABLE AS TYPE TA17650

Package



CAUTION: Beryllia Warning per MIL-S-19500 refer to package specifications.

Symbol



Absolute Maximum Ratings $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

	FSF055D, FS055R	UNITS
Drain-Source Voltage V_{DS}	60	V
Drain-Gate Voltage ($R_{GS} = 20k\Omega$) V_{DGR}	60	V
Continuous Drain Current		
$T_C = 25^\circ\text{C}$ I_D	25	A
$T_C = 100^\circ\text{C}$ I_D	25	A
Pulsed Drain Current I_{DM}	200	A
Gate-Source Voltage V_{GS}	± 20	V
Maximum Power Dissipation		
$T_C = 25^\circ\text{C}$ P_T	125	W
$T_C = 100^\circ\text{C}$ P_T	50	W
Derated Above 25°C	1.14	W/ $^\circ\text{C}$
Single Pulsed Avalanche Current, $L = 100\mu\text{H}$, (See Test Figure) I_{AS}	200	A
Continuous Source Current (Body Diode) I_S	25	A
Pulsed Source Current (Body Diode) I_{SM}	200	A
Operating and Storage Temperature T_J, T_{STG}	-55 to 150	$^\circ\text{C}$
Lead Temperature (During Soldering) T_L	300	$^\circ\text{C}$
(Distance $> 0.063\text{in}$. (1.6mm) from Case, 10s Max)		

NOTE:1. Current is limited by the package capability.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

File Number **4052.1**

Copyright © Harris Corporation 1997

FSF055D, FSF055R

Electrical Specifications $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS	
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D = 1\text{mA}$, $V_{GS} = 0\text{V}$	60	-	-	V	
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}$, $I_D = 1\text{mA}$	$T_C = -55^\circ\text{C}$	-	-	5.0	V
			$T_C = 25^\circ\text{C}$	1.5	-	4.0	V
			$T_C = 125^\circ\text{C}$	0.5	-	-	V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 48\text{V}$, $V_{GS} = 0\text{V}$	$T_C = 25^\circ\text{C}$	-	-	25	μA
			$T_C = 125^\circ\text{C}$	-	-	250	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}$	$T_C = 25^\circ\text{C}$	-	-	100	nA
			$T_C = 125^\circ\text{C}$	-	-	200	nA
Drain-Source On-State Voltage	$V_{DS(ON)}$	$V_{GS} = 12\text{V}$, $I_D = 25\text{A}$	-	-	0.525	V	
On Resistance	$r_{DS(ON)12}$	$I_D = 25\text{A}$, $V_{GS} = 12\text{V}$	$T_C = 25^\circ\text{C}$	-	0.014	0.020	Ω
			$T_C = 125^\circ\text{C}$	-	-	0.029	Ω
Turn-On Delay Time	$t_{d(ON)}$	$V_{DD} = 30\text{V}$, $I_D = 25\text{A}$, $R_L = 1.2\Omega$, $V_{GS} = 12\text{V}$, $R_{GS} = 2.35\Omega$	-	-	150	ns	
Rise Time	t_r		-	-	180	ns	
Turn-Off Delay Time	$t_{d(OFF)}$		-	-	140	ns	
Fall Time	t_f		-	-	60	ns	
Total Gate Charge	$Q_{g(TOT)}$		$V_{GS} = 0\text{V to } 20\text{V}$	$V_{DD} = 30\text{V}$, $I_D = 25\text{A}$	-	-	290
Gate Charge at 12V	$Q_{g(12)}$	$V_{GS} = 0\text{V to } 12\text{V}$	-		140	190	nC
Threshold Gate Charge	$Q_{g(TH)}$	$V_{GS} = 0\text{V to } 2\text{V}$	-		-	15	nC
Gate Charge Source	Q_{gs}		-		32	49	nC
Gate Charge Drain	Q_{gd}		-	61	89	nC	
Plateau Voltage	$V_{(PLATEAU)}$	$I_D = 25\text{A}$, $V_{DS} = 15\text{V}$	-	6	-	V	
Input Capacitance	C_{ISS}	$V_{DS} = 25\text{V}$, $V_{GS} = 0\text{V}$, $f = 1\text{MHz}$	-	4300	-	pF	
Output Capacitance	C_{OSS}		-	2000	-	pF	
Reverse Transfer Capacitance	C_{RSS}		-	500	-	pF	
Thermal Resistance Junction to Case	$R_{\theta JC}$		-	-	0.88	$^\circ\text{C/W}$	
Thermal Resistance Junction to Ambient	$R_{\theta JA}$		-	-	40	$^\circ\text{C/W}$	

Source-Drain Diode Specifications

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Forward Voltage	V_{SD}	$I_{SD} = 25\text{A}$	0.6	-	1.8	V
Reverse Recovery Time	t_{rr}	$I_{SD} = 25\text{A}$, $dI_{SD}/dt = 100\text{A}/\mu\text{s}$	-	-	290	ns

FSF055D, FSF055R

Electrical Specifications up to 100K RAD $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	MAX	UNITS
Drain-Source Breakdown Volts (Note 3)	BV_{DSS}	$V_{GS} = 0, I_D = 1\text{mA}$	60	-	V
Gate-Source Threshold Volts (Note 3)	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = 1\text{mA}$	1.5	4.0	V
Gate-Body Leakage (Notes 2, 3)	I_{GSS}	$V_{GS} = \pm 20\text{V}, V_{DS} = 0\text{V}$	-	100	nA
Zero-Gate Leakage (Note 3)	I_{DSS}	$V_{GS} = 0, V_{DS} = 48\text{V}$	-	25	μA
Drain-Source On-State Volts (Notes 1, 3)	$V_{DS(ON)}$	$V_{GS} = 12\text{V}, I_D = 25\text{A}$	-	0.525	V
Drain-Source On Resistance (Notes 1, 3)	$r_{DS(ON)12}$	$V_{GS} = 12\text{V}, I_D = 25\text{A}$	-	0.020	Ω

NOTES:

1. Pulse test, 300 μs max.
2. Absolute value.
3. Insitu Gamma bias must be sampled for both $V_{GS} = +12\text{V}, V_{DS} = 0\text{V}$ and $V_{GS} = 0\text{V}, V_{DS} = 80\% BV_{DSS}$.

Single Event Effects (SEB, SEGR) Note 1

TEST	SYMBOL	ENVIRONMENT (NOTE 2)			APPLIED V_{GS} BIAS (V)	(NOTE 3) MAXIMUM V_{DS} BIAS (V)
		ION SPECIES	TYPICAL LET (MeV/mg/cm)	TYPICAL RANGE (μ)		
Single Event Effects Safe Operating Area	SEESOA	Ni	26	43	-20	60
		Br	37	36	-10	60
		Br	37	36	-15	48
		Br	37	36	-20	36
		I	60	31	0	60
		I	60	31	-5	48
		I	60	31	-10	36
		I	60	31	-15	24
		I	60	31	-20	12

NOTES:

1. Testing conducted at Brookhaven National Labs; sponsored by Naval Surface Warfare Center (NSWC), Crane, IN.
2. Fluence = 1E5 ions/cm² (typical), T = 25°C.
3. Does not exhibit Single Event Burnout (SEB) or Single Event Gate Rupture (SEGR).

Performance Curves




FIGURE 1. SINGLE EVENT EFFECTS SAFE OPERATING AREA




FIGURE 2. TYPICAL DRAIN INDUCTANCE REQUIRED TO LIMIT GAMMA DOT CURRENT TO I_{AS}

Performance Curves (Continued)




FIGURE 3. MAXIMUM CONTINUOUS DRAIN CURRENT vs TEMPERATURE




FIGURE 4. SAFE OPERATING CURVE




FIGURE 5. BASIC GATE CHARGE WAVEFORM




FIGURE 6. NORMALIZED $r_{DS(ON)}$ vs JUNCTION TEMPERATURE




FIGURE 7. NORMALIZED MAXIMUM TRANSIENT THERMAL RESPONSE

Performance Curves (Continued)




FIGURE 8. UNCLAMPED INDUCTIVE SWITCHING

Test Circuits and Waveforms




FIGURE 9. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 10. UNCLAMPED ENERGY WAVEFORMS




FIGURE 11. RESISTIVE SWITCHING TEST CIRCUIT




FIGURE 12. RESISTIVE SWITCHING WAVEFORMS

FSF055D, FSF055R

Screening Information

Screening is performed in accordance with the latest revision in effect of MIL-S-19500, (Screening Information Table).

Delta Tests and Limits (JANTXV Equivalent, JANS Equivalent) $T_C = 25^\circ\text{C}$, Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Gate-Source Leakage Current	I_{GSS}	$V_{GS} = \pm 20\text{V}$	± 20 (Note 1)	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 80\%$ Rated Value	± 25 (Note 1)	μA
On Resistance	$r_{DS(ON)}$	$T_C = 125^\circ\text{C}$ at Rated I_D	$\pm 20\%$ (Note 2)	Ω
Gate Threshold Voltage	$V_{GS(TH)}$	$I_D = 1.0\text{mA}$	$\pm 20\%$ (Note 2)	V

NOTES:

1. Or 100% of Initial Reading (whichever is greater).
2. Of Initial Reading.

Screening Information

TEST	JANTXV EQUIVALENT	JANS EQUIVALENT
Gate Stress	$V_{GS} = 30\text{V}$, $t = 250\mu\text{s}$	$V_{GS} = 30\text{V}$, $t = 250\mu\text{s}$
Pind	Optional	Required
PDA	10%	5%
Pre Burn-in Tests (Note 1)	MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25°C)	MIL-S-19500 Group A, Subgroup 2 (All Static Tests at 25°C)
Steady State Gate Bias (Gate Stress)	MIL-STD-750, Method 1042, Condition B $V_{GS} = 80\%$ of Rated Value, $T_A = 150^\circ\text{C}$, Time = 48 hours	MIL-STD-750, Method 1042, Condition B $V_{GS} = 80\%$ of Rated Value, $T_A = 150^\circ\text{C}$, Time = 48 hours
Interim Electrical Tests (Note 1)	All Delta Parameters Listed in the Delta Tests and Limits Table	All Delta Parameters Listed in the Delta Tests and Limits Table
Steady State Reverse Bias (Drain Stress)	MIL-STD-750, Method 1042, Condition A $V_{DS} = 80\%$ of Rated Value, $T_A = 150^\circ\text{C}$, Time = 160 hours	MIL-STD-750, Method 1042, Condition A $V_{DS} = 80\%$ of Rated Value, $T_A = 150^\circ\text{C}$, Time = 240 hours
Final Electrical Tests (Note 1)	MIL-S-19500, Group A, Subgroup 2	MIL-S-19500, Group A, Subgroups 2 and 3

NOTE:

1. Test limits are identical pre and post burn-in.

Additional Screening Tests

PARAMETER	SYMBOL	TEST CONDITIONS	MAX	UNITS
Safe Operating Area	SOA	$V_{DS} = 48\text{V}$, $t = 10\text{ms}$	6.8	A
Unclamped Inductive Switching	I_{AS}	$V_{GS(PEAK)} = 15\text{V}$, $L = 0.1\text{mH}$	200	A
Thermal Response	ΔV_{SD}	$t_H = 100\text{ms}$; $V_H = 25\text{V}$; $I_H = 4\text{A}$	130	mV
Thermal Impedance	ΔV_{SD}	$t_H = 500\text{ms}$; $V_H = 25\text{V}$; $I_H = 4\text{A}$	240	mV

Rad Hard Data Packages - Harris Power Transistors

TXV Equivalent

1. Rad Hard TXV Equivalent - Standard Data Package

- A. Certificate of Compliance
- B. Assembly Flow Chart
- C. Preconditioning - Attributes Data Sheet
- D. Group A - Attributes Data Sheet
- E. Group B - Attributes Data Sheet
- F. Group C - Attributes Data Sheet
- G. Group D - Attributes Data Sheet

2. Rad Hard TXV Equivalent - Optional Data Package

- A. Certificate of Compliance
- B. Assembly Flow Chart
- C. Preconditioning - Attributes Data Sheet
 - Precondition Lot Traveler
 - Pre and Post Burn-In Read and Record Data
- D. Group A - Attributes Data Sheet
 - Group A Lot Traveler
- E. Group B - Attributes Data Sheet
 - Group B Lot Traveler
 - Pre and Post Read and Record Data for Intermittent Operating Life (Subgroup B3)
 - Bond Strength Data (Subgroup B3)
 - Pre and Post High Temperature Operating Life Read and Record Data (Subgroup B6)
- F. Group C - Attributes Data Sheet
 - Group C Lot Traveler
 - Pre and Post Read and Record Data for Intermittent Operating Life (Subgroup C6)
 - Bond Strength Data (Subgroup C6)
- G. Group D - Attributes Data Sheet
 - Group D Lot Traveler
 - Pre and Post Rad Read and Record Data

Class S - Equivalents

1. Rad Hard "S" Equivalent - Standard Data Package


- A. Certificate of Compliance
- B. Serialization Records
- C. Assembly Flow Chart
- D. SEM Photos and Report
- E. Preconditioning - Attributes Data Sheet
 - Hi-Rel Lot Traveler
 - HTRB - Hi Temp Gate Stress Post Reverse Bias Data and Delta Data
 - HTRB - Hi Temp Drain Stress Post Reverse Bias Delta Data
- F. Group A - Attributes Data Sheet
- G. Group B - Attributes Data Sheet
- H. Group C - Attributes Data Sheet
- I. Group D - Attributes Data Sheet

2. Rad Hard Max. "S" Equivalent - Optional Data Package

- A. Certificate of Compliance
- B. Serialization Records
- C. Assembly Flow Chart
- D. SEM Photos and Report
- E. Preconditioning - Attributes Data Sheet
 - Hi-Rel Lot Traveler
 - HTRB - Hi Temp Gate Stress Post Reverse Bias Data and Delta Data
 - HTRB - Hi Temp Drain Stress Post Reverse Bias Delta Data
 - X-Ray and X-Ray Report
- F. Group A - Attributes Data Sheet
 - Hi-Rel Lot Traveler
 - Subgroups A2, A3, A4, A5 and A7 Data
- G. Group B - Attributes Data Sheet
 - Hi-Rel Lot Traveler
 - Subgroups B1, B3, B4, B5 and B6 Data
- H. Group C - Attributes Data Sheet
 - Hi-Rel Lot Traveler
 - Subgroups C1, C2, C3 and C6 Data
- I. Group D - Attributes Data Sheet
 - Hi-Rel Lot Traveler
 - Pre and Post Radiation Data

TO-254AA

3 LEAD JEDEC TO-254AA HERMETIC METAL PACKAGE



SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	0.249	0.260	6.33	6.60	-
A ₁	0.040	0.050	1.02	1.27	-
Øb	0.035	0.045	0.89	1.14	2, 3
D	0.790	0.800	20.07	20.32	-
E	0.535	0.545	13.59	13.84	-
e	0.150 TYP		3.81 TYP		4
e ₁	0.300 BSC		7.62 BSC		4
H ₁	0.245	0.265	6.23	6.73	-
J ₁	0.140	0.160	3.56	4.06	4
L	0.520	0.560	13.21	14.22	-
ØP	0.139	0.149	3.54	3.78	-
Q	0.110	0.130	2.80	3.30	-

NOTES:

1. These dimensions are within allowable dimensions of Rev. A of JEDEC outline TO-254AA dated 11-86.
2. Add typically 0.002 inches (0.05mm) for solder coating.
3. Lead dimension (without solder).
4. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
5. Die to base BeO isolated, terminals to case ceramic isolated.
6. Controlling dimension: Inch.
7. Revision 1 dated 1-93.

WARNING!

BERYLLIA WARNING PER MIL-S-19500

Packages containing beryllium oxide (BeO) shall not be ground, machined, sandblasted, or subject to any mechanical operation which will produce dust containing any beryllium compound. Packages containing any beryllium compound shall not be subjected to any chemical process (etching, etc.) which will produce fumes containing beryllium or its compounds.

All Harris Semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Harris Semiconductor products are sold by description only. Harris Semiconductor reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Harris is believed to be accurate and reliable. However, no responsibility is assumed by Harris or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Harris or its subsidiaries.

Sales Office Headquarters

For general information regarding Harris Semiconductor and its products, call **1-800-4-HARRIS**

UNITED STATES
 Harris Semiconductor
 P. O. Box 883, Mail Stop 53-210
 Melbourne, FL 32902
 TEL: 1-800-442-7747
 (407) 729-4984
 FAX: (407) 729-5321

EUROPE
 Harris Semiconductor
 Mercure Center
 100, Rue de la Fusee
 1130 Brussels, Belgium
 TEL: (32) 2.724.2111
 FAX: (32) 2.724.22.05

ASIA
 Harris Semiconductor PTE Ltd.
 No. 1 Tannery Road
 Cencon 1, #09-01
 Singapore 1334
 TEL: (65) 748-4200
 FAX: (65) 748-0400

