**User's Manual** 



# V850/SF1

# **32-Bit Single-Chip Microcontroller**

Hardware

μPD703075AY μPD703075AY(A) μPD703076AY μPD703076AY(A) μPD703078AY μPD703078AY(A) μPD703078AY μPD703079AY μPD703079AY μPD703079AY(A) μPD703079AY μPD70F3079AY μPD70F3079AY(A) μPD70F3079Y

Document No. U14665EJ4V0UD00 (4th edition) Date Published September 2003 N CP(K)

© NEC Electronics Corporation 2000, 2003 Printed in Japan

2

[MEMO]

# **①** PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

#### Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

# **②** HANDLING OF UNUSED INPUT PINS FOR CMOS

#### Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### **③** STATUS BEFORE INITIALIZATION OF MOS DEVICES

#### Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Purchase of NEC Electronics  $l^2C$  components conveys a license under the Philips  $l^2C$  Patent Rights to use these components in an  $l^2C$  system, provided that the system conforms to the  $l^2C$  Standard Specification as defined by Philips.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of September, 2003. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

# **Regional Information**

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

#### [GLOBAL SUPPORT] http://www.necel.com/en/support/support.html

NEC Electronics America, Inc. (U.S.) Santa Clara, California	<b>NEC Electronics (Europe) GmbH</b> Duesseldorf, Germany	NEC Electronics Hong Kong Ltd. Hong Kong
Tel: 408-588-6000 800-366-9782	Tel: 0211-65 03 01	Tel: 2886-9318
	• Sucursal en España Madrid, Spain Tel: 091-504 27 87	NEC Electronics Hong Kong Ltd. Seoul Branch Seoul, Korea Tel: 02-558-3737
	• Succursale Française Vélizy-Villacoublay, France Tel: 01-30-675800	NEC Electronics Shanghai, Ltd. Shanghai, P.R. China
	• Filiale Italiana Milano, Italy Tel: 02-66 75 41	Tel: 021-6841-1138 NEC Electronics Taiwan Ltd. Taipei, Taiwan
	Branch The Netherlands	Tel: 02-2719-2377

NEC Electronics Singapore Pte. Ltd. Novena Square, Singapore Tel: 6253-8311

• United Kingdom Branch Milton Keynes, UK Tel: 01908-691-133

Eindhoven, The Netherlands

Tel: 040-2445845

• Tyskland Filial Taeby, Sweden Tel: 08-63 80 820

J03.4

#### PREFACE

Readers	This manual is intender application systems us The target devices are	ed for users who wis sing the V850/SF1. shown below.	sh to understand the t	functions of the V850/SF1 and design
	Standard products	:: μPD703075AY, 7030 70F3079Y	)76AY, 703078AY, 703	078Y, 703079AY, 703079Y, 70F3079AY,
	Special products:	μPD703075AY(A),	703076AY(A), 703078	8AY(A), 703079AY(A), 70F3079AY(A)
Purpose	This manual is intend Organization below.	ed to give users an	understanding of the	e hardware functions described in the
Organization	The V850/SF1 User's Series Architecture Us	Manual is divided int ser's Manual).	o two parts: hardware	e (this manual) and architecture (V850
	Hardware		Architecture	
	<ul><li>Pin functions</li><li>CPU function</li></ul>		<ul><li>Data types</li><li>Register set</li></ul>	
	<ul> <li>Internal peripheral</li> </ul>	functions	<ul> <li>Instruction format</li> </ul>	and instruction set

- Flash memory programming
- FCAN controller
- · Electrical specifications
- · Instruction format and instruction set
- Interrupts and exceptions
- Pipeline operation

How to Read This Manual It is assumed that the reader of this manual has general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.

- Cautions 1. The application examples in this manual apply to "standard" quality grade products for general electronic systems. When using an example in this manual for an application that requires a "special" quality grade product, thoroughly evaluate the component and circuit to be actually used to see if they satisfy the special quality grade.
  - 2. When using this manual as a manual for a special grade product, read the part numbers as follows.

μPD703075AY	$\rightarrow$	μPD703075AY(A)
μPD703076AY	$\rightarrow$	μPD703076AY(A)
μPD703078AY	$\rightarrow$	μPD703078AY(A)
μPD703079AY	$\rightarrow$	μPD703079AY(A)
μPD70F3079AY	$\rightarrow$	μPD70F3079AY(A)

#### To find out the details of a register whose name is known:

→ Refer to APPENDIX B REGISTER INDEX.

To understand the details of an instruction function:

→ Refer to V850 Series Architecture User's Manual available separately.

How to read register formats:

→ Names of bits whose numbers are enclosed in a square are defined in the device file under reserved words.

To understand the overall functions of the V850/SF1:

 $\rightarrow$  Read this manual in the order of the **CONTENTS**.

To know the electrical specifications of the V850/SF1:

# $\rightarrow$ Refer to CHAPTER 19 ELECTRICAL SPECIFICATIONS.

The mark  $\star$  shows major revised points.

Conventions	Data significance:	Higher digits on the left and lower digits on the right
	Active low representation:	xxx (overscore over pin or signal name)
	Memory map addresses:	Higher addresses at the top and lower addresses at the bottom
	Note:	Footnote for items marked with Note in the text
	Caution:	Information requiring particular attention
	Remark:	Supplementary information
	Numerical representation:	Binary xxxx or xxxxB
		Decimal xxxx
		Hexadecimal xxxxH
	Prefixes indicating power	of 2 (address space, memory capacity):
		K (kilo) : 2 <sup>10</sup> = 1024
		M (mega) : 2 <sup>20</sup> = 1024 <sup>2</sup>
		G (giga) : 2 <sup>30</sup> = 1024 <sup>3</sup>

**Related Documents** The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

#### Documents related to V850/SF1

Document Name	Document No.
V850 Series Architecture User's Manual	U10243E
V850/SF1 Hardware User's Manual	This manual
V850/SF1 FCAN Driver Library Application Note	U15500E

# Documents related to development tools (user's manuals)

Docum	nent Name	Document No.
IE-703002-MC (In-Circuit Emulator)	U11595E	
IE-703079-MC-EM1 (In-Circuit Emulator Option Board)		U15447E
CA850 Ver. 2.50	Operation	U16053E
C Compiler Package	C Language	U16054E
	Assembly Language	U16042E
PM plus Ver. 5.10		U16569E
ID850 Ver. 2.50 Integrated Debugger	Operation	U16217E
SM850 Ver.2.50 System Simulator	Operation	U15182E
SM850 Ver. 2.00 or Later System Simulator	External Part User Open Interface Specifications	U14873E
RX850 Ver. 3.13 or Later Real-Time OS	Basics	U13430E
	Installation	U13410E
	Technical	U13431E
RX850 Pro Ver. 3.15 Real-Time OS	Basics	U13773E
	Installation	U13774E
	Technical	U13772E
RD850 Ver. 3.01 Task Debugger		U13737E
RD850 Pro Ver. 3.01 Task Debugger		U13916E
AZ850 Ver.3.0 System Performance Analyzer		U14410E
PG-FP3 Flash Memory Programmer		U13502E
PG-FP4 Flash Memory Programmer		U15260E

# CONTENTS

CHAPTER	R 1 INTRODUCTION	17
1.1	General	17
1.2	Features	
1.3	Applications	
1.4	Ordering Information	20
1.5	Pin Configuration (Top View)	21
1.6	Function Blocks	24
	1.6.1 Internal block diagram	24
	1.6.2 Internal units	25
CHAPTE	R 2 PIN FUNCTIONS	28
2.1	List of Pin Functions	28
2.2	Pin States	35
2.3	Description of Pin Functions	36
2.4	Pin I/O Circuit Types, I/O Buffer Power Supply and Connection of Unused Pins	44
2.5	Pin I/O Circuits	46
CHAPTE	R 3 CPU FUNCTIONS	47
3.1	Features	47
3.2	CPU Register Set	48
	3.2.1 Program register set	49
	3.2.2 System register set	50
3.3	Operation Modes	53
3.4	Address Space	54
	3.4.1 CPU address space	54
	3.4.2 Images	55
	3.4.3 Wraparound of CPU address space	56
	3.4.4 Memory map	57
	3.4.5 Area	58
	3.4.6 External expansion mode	64
	3.4.7 Recommended use of address space	65
	3.4.8 Peripheral I/O registers	
	3.4.9 Specific registers	74
CHAPTE	R 4 CLOCK GENERATION FUNCTION	76
4.1	General	76
4.2	Configuration	77
4.3	Clock Output Function	77
-	4.3.1 Control registers	
4.4	Power Save Functions	82
	4.4.1 General	
	4.4.2 HALT mode	83
	4.4.3 IDLE mode	86

		4.4.4 Software STOP mode	
4.	.5	Oscillation Stabilization Time	90
4.	.6	Cautions on Power Save Function	91
CHAP	TER	5 PORT FUNCTION	94
5	1	Port Configuration	94
5	.2	Port Pin Functions	
		5.2.1 Port 0	94
		5.2.2 Port 1	
		523 Port 2	102
		524 Port 3	105
		5.2.5 Ports 4 and 5	
		5.2.6 Port 6	
		5.2.7 Ports 7 and 8	
		5.2.8 Port 9	
		5.2.9 Port 10	
		5.2.10 Port 11	
5	.3	Setting When Port Pin Is Used for Alternate Function	
5.	.4	Operation of Port Function	
-		5.4.1 Writing data to I/O port	
		5.4.2 Reading data from I/O port	
			-
СНАР	TER	6 BUS CONTROL FUNCTION	
•		Frankriger -	100
6.	. I	Features	130
- -	•	Due Control Dine and Control Deviator	100
6	.2	Bus Control Pins and Control Register	
6.	.2	Bus Control Pins and Control Register.         6.2.1       Bus control pins         Bus Accesso	<b>130</b> 
6. 6.	.2 .3	Bus Control Pins and Control Register.         6.2.1       Bus control pins.         Bus Access         0.2.1       Number of service clocks	
6. 6.	.2 .3	Bus Control Pins and Control Register.         6.2.1       Bus control pins.         Bus Access         6.3.1       Number of access clocks.         6.2.2       Bus width	130 130 131 131
6.	.2 .3	Bus Control Pins and Control Register.         6.2.1       Bus control pins.         Bus Access	130 130 131 131 132 132
6. 6.	.2 .3 .4	Bus Control Pins and Control Register.         6.2.1       Bus control pins.         Bus Access	130 130 131 131 131 132 133 124
6. 6. 6.	.2 .3 .4 .5	Bus Control Pins and Control Register.         6.2.1       Bus control pins.         Bus Access         6.3.1       Number of access clocks.         6.3.2       Bus width.         Memory Block Function.         Wait Function	130 130 131 131 132 133 134
6. 6. 6.	.2 .3 .4 .5	Bus Control Pins and Control Register.         6.2.1       Bus control pins.         Bus Access         6.3.1       Number of access clocks.         6.3.2       Bus width.         Memory Block Function         Wait Function         6.5.1       Programmable wait function         6.5.0       External wait function	130 130 131 131 132 133 133 134 134
6. 6. 6.	.2 .3 .4 .5	Bus Control Pins and Control Register.         6.2.1       Bus control pins.         Bus Access         6.3.1       Number of access clocks.         6.3.2       Bus width.         Memory Block Function         Wait Function         6.5.1       Programmable wait function         6.5.2       External wait function         6.5.2       External wait function	130 130 130 131 131 132 133 134 134 135
6. 6. 6.	.2 .3 .4 .5	Bus Control Pins and Control Register	130 130 131 131 132 132 133 134 134 135 135
6. 6. 6. 6.	.2 .3 .4 .5	Bus Control Pins and Control Register	130 130 130 131 131 132 133 134 134 135 135 135 136 137
6. 6. 6. 6. 6.	.2 .3 .4 .5 .6 .7	Bus Control Pins and Control Register	130 130 130 131 131 132 133 134 134 135 135 135 136 137
6. 6. 6. 6. 6.	.2 .3 .4 .5 .6 .7	Bus Control Pins and Control Register	130 130 130 131 131 132 133 134 134 134 135 135 135 135 135 137 137
6. 6. 6. 6.	.2 .3 .4 .5 .6 .7	Bus Control Pins and Control Register.         6.2.1       Bus control pins.         Bus Access         6.3.1       Number of access clocks.         6.3.2       Bus width.         Memory Block Function         Wait Function         6.5.1       Programmable wait function         6.5.2       External wait function         6.5.3       Relationship between programmable wait and external wait.         Idle State Insertion Function         Bus Hold Function         6.7.1       Outline of function.         6.7.2       Bus hold procedure         6.7.3       Operation in power save mede	130         130         131         131         131         132         133         134         135         136         137         138         128
6. 6. 6. 6. 6.	.2 .3 .4 .5 .6 .7	Bus Control Pins and Control Register.         6.2.1       Bus control pins.         Bus Access         6.3.1       Number of access clocks.         6.3.2       Bus width.         Memory Block Function         Wait Function         6.5.1       Programmable wait function .         6.5.2       External wait function .         6.5.3       Relationship between programmable wait and external wait.         Idle State Insertion Function .         6.7.1       Outline of function .         6.7.2       Bus hold procedure	130 130 130 131 131 132 133 134 134 134 135 135 135 136 137 138 138 138 138
6. 6. 6. 6. 6. 6. 6.	.2 .3 .4 .5 .6 .7	Bus Control Pins and Control Register.         6.2.1       Bus control pins.         Bus Access	130         130         131         131         131         132         133         134         135         135         136         137         138         139         146
6. 6. 6. 6. 6. 6. 6. 6.	.2 .3 .4 .5 .6 .7 .8 .9	Bus Control Pins and Control Register.         6.2.1       Bus control pins.         Bus Access	130         130         131         131         131         132         133         134         135         136         137         138         138         139         146
6. 6. 6. 6. 6. 6. 6. 6. 6.	.2 .3 .4 .5 .6 .7 .8 .9 .10	Bus Control Pins and Control Register	130         130         131         131         131         132         133         134         135         135         136         137         138         138         139         146         146
6. 6. 6. 6. 6. 6. 6. 6.	.2 .3 .4 .5 .6 .7 .8 .9 .10	Bus Control Pins and Control Register	130         130         131         131         131         131         132         133         134         135         135         136         137         138         138         139         146         146         146
6. 6. 6. 6. 6. 6. 6. 6.	.2 .3 .4 .5 .6 .7 .8 .9 .10	Bus Control Pins and Control Register	130         130         131         131         131         132         133         134         135         136         137         138         138         139         146         146
6. 6. 6. 6. 6. 6. 6. 6. 6. 6. 6.	.2 .3 .4 .5 .6 .7 .8 .9 .10	Bus Control Pins and Control Register	130         130         131         131         131         132         133         134         134         135         135         136         137         138         138         139         146         146         146         146         146         146         146
6. 6. 6. 6. 6. 6. 6. 6. 6. 6. 6. 6. 6. 6	.2 .3 .4 .5 .6 .7 .8 .9 .10 TER	Bus Control Pins and Control Register	130         130         131         131         131         132         133         134         135         135         136         137         138         139         146         146         146         147

	7.1.1 Features	147
7.2	Non-Maskable Interrupt	150
	7.2.1 Operation	
	7.2.2 Restore	
	7.2.3 NP flag	154
	7.2.4 Noise elimination of NMI pin	154
	7.2.5 Edge detection function of NMI pin	155
7.3	Maskable Interrupts	156
	7.3.1 Operation	
	7.3.2 Restore	
	7.3.3 Priorities of maskable interrupts	159
	7.3.4 Interrupt control register (xxICn)	
	7.3.5 In-service priority register (ISPR)	
	7.3.6 ID flag	
	7.3.7 Watchdog timer mode register (WDTM)	167
	7.3.8 Noise elimination	
	7.3.9 Edge detection function	
7.4	Software Exception	170
	7.4.1 Operation	170
	7.4.2 Restore	171
	7.4.3 EP flag	
7.5	Exception Trap	172
	7.5.1 Illegal opcode definition	172
	7.5.2 Operation	
	7.5.3 Restore	174
7.6	Priority Control	175
	7.6.1 Priorities of interrupts and exceptions	175
	7.6.2 Multiple interrupt servicing	
7.7	Response Time	178
7.8	Periods in Which Interrupts Are Not Acknowledged	178
	7.8.1 Interrupt request valid timing following EI instruction	
7.9	Bit Manipulation Instruction of Interrupt Control Register on DMA Transf	er180
7.10	Key Interrupt Function	181
CHAPTE	R 8 TIMER/COUNTER FUNCTION	
8.1	16-Bit Timers TM0, TM1, TM7	
	8.1.1 Outline	
	8.1.2 Function	
	8.1.3 Configuration	
	8.1.4 Timer 0, 1, 7 control registers	
8.2	Operation of 16-Bit Timers TM0, TM1, TM7	197
	8.2.1 Operation as interval timer	
	8.2.2 PPG output operation	
	8.2.3 Pulse width measurement	
	8.2.4 Operation as external event counter	
	8.2.5 Operation as square-wave output	
	8.2.6 Operation as one-shot pulse output	
	8.2.7 Cautions	216

8.3	16-Bit T	imers TM2 to TM6	221
	8.3.1	Functions	.221
	8.3.2	Configuration	.222
	8.3.3	Timer n control register	.223
8.4	16-Bit T	imer (TM2 to TM6) Operation	228
	8.4.1	Operation as interval timer	.228
	8.4.2	Operation as external event counter	.230
	8.4.3	Operation as square-wave output	.231
	8.4.4	Operation as 16-bit PWM output	.232
	8.4.5	Cautions	.234
СНАРТЕ	R 9 WA	TCH TIMER FUNCTION	235
0 1	Functio	n	225
0.0	Configu	iration	235
0.2	Watch T	limer Control Begieter	230
9.5 Q /I	Operatio		230
5.4		Oneration og watch timer	239
	9.4.1	Operation as watch unier	.239
	9.4.2	Operation as interval timer	240
	0.4.0		.240
CHAPTER	R 10 W/	ATCHDOG TIMER FUNCTION	241
10.1	Functio	ns	241
10.2	Configu	Iration	243
10.3	Watchd	og Timer Control Register	243
10.4	Operatio	on	246
	10.4.1	Operation as watchdog timer	.246
	10.4.2	Operation as interval timer	.247
10.5	Standby	Function Control Register	248
CHAPTER	R 11 SE	RIAL INTERFACE FUNCTION	249
11.1	Overvie	W	249
11.2	3-Wire S	Serial I/O (CSI0, CSI1, CSI3)	249
	11.2.1	Configuration	.250
	11.2.2	CSIn control registers	.250
	11.2.3	Operations	.252
11.3	I <sup>2</sup> C Bus		255
	11.3.1	Configuration	.258
	11.3.2	I <sup>2</sup> C control registers	.260
	11.3.3	I <sup>2</sup> C bus mode functions	.271
	11.3.4	I <sup>2</sup> C bus definitions and control methods	.272
	11.3.5	I <sup>2</sup> C interrupt request (INTIIC0)	.279
	11.3.6	Interrupt request (INTIIC0) generation timing and wait control	.297
	11.3.7	Address match detection method	.298
	11.3.8	Error detection	.298
	11.3.9	Extension code	.298
	11.3.10	Arbitration	.299
	11.3.11	Wakeup function	. 300

	11.3.12 Communication reservation	
	11.3.13 Cautions	
	11.3.14 Communication operations	
	11.3.15 Timing of data communication	
11.4	Asynchronous Serial Interface (UART0, UART1)	
	11.4.1 Configuration	
	11.4.2 UARTn control registers	
	11.4.3 Operations	
	11.4.4 Standby function	
11.5	5 3-Wire Variable-Length Serial I/O (CSI4)	
	11.5.1 Configuration	
	11.5.2 CSI4 control registers	
	11.5.3 Operations	
СЦАРТС		246
CHAFTE		
12.1	Function	346
12.2	2 Configuration	348
12.3	3 Control Registers	350
12.4	Operation	354
	12.4.1 Basic operation	
	12.4.2 Input voltage and conversion result	
	12.4.3 A/D converter operation mode	
12.5	5 Low Power Consumption Mode	
12.6	6 Cautions	362
12.7	7 How to Read A/D Converter Characteristics Table	365
СНАРТЕ	R 13 DMA FUNCTIONS	
13 1	Functions	370
13.2	Transfer Completion Interrunt Bequest	370
13.2	Configuration	371
13.0	Control Registers	370
13.5	Control negisters	378
13.0	Cautions	370
10.0		
CHAPTE	R 14 RESET FUNCTION	
14.1	General	
14.2	Pin Operations	
14.3	B Power-on-Clear Operation	385
СНАРТЕ	R 15 REGULATOR	
15 1	Outline	387
15.2	2 Operation	
CHAPTE	R 16 ROM CORRECTION FUNCTION	
16.1		
	General	

 $\star$ 

	16.2.1	Correction control register (CORCN)	
	16.2.2	Correction request register (CORRQ)	
	16.2.3	Correction address registers 0 to 3 (CORAD0 to CORAD3)	
CHAPTER	R 17 F	LASH MEMORY ( <i>µ</i> PD70F3079AY AND 70F3079Y)	392
17.1	Featur	es	392
	17.1.1	Erasing unit	
	17.1.2	Write/read time	
17.2	Writing	g with Flash Programmer	393
17.3	Progra	mming Environment	396
17.4	Comm	unication Mode	397
17.5	Pin Co	nnection	399
	17.5.1	VPP pin	
	17.5.2	Serial interface pin	
	17.5.3	RESET pin	401
	17.5.4	Port pin (including NMI)	401
	17.5.5	Other signal pins	401
	17.5.6	Power supply	401
17.6	Progra	mming Method	402
	17.6.1	Flash memory control	402
	17.6.2	Flash memory programming mode	402
	17.6.3	Selection of communication mode	403
	17.6.4	Communication command	403
CHAPTER	R 18 F		405
CHAPTEF	R 18 F Overvi	CAN CONTROLLER ew of Functions	405
CHAPTEF 18.1 18.2	R 18 F Overvi Config	CAN CONTROLLER	405 405 406
CHAPTEF 18.1 18.2 18.3	R 18 F Overvi Config Interna	CAN CONTROLLER ew of Functions uration al Registers of FCAN Controller	405 405 406 408
CHAPTEF 18.1 18.2 18.3	R 18 F Overvi Config Interna 18.3.1	CAN CONTROLLER ew of Functions uration al Registers of FCAN Controller Configuration of message buffers	
CHAPTEF 18.1 18.2 18.3	R 18 F Overvi Config Interna 18.3.1 18.3.2	CAN CONTROLLER ew of Functions uration	405 405 406 408 408 408 409
CHAPTEF 18.1 18.2 18.3 18.4	R 18 F Overvi Config Interna 18.3.1 18.3.2 Contro	CAN CONTROLLER ew of Functions uration al Registers of FCAN Controller Configuration of message buffers. List of FCAN registers	405 405 406 408 408 408 409 423
CHAPTEF 18.1 18.2 18.3 18.4	<b>R 18 F</b> <b>Overvi</b> <b>Config</b> <b>Interna</b> 18.3.1 18.3.2 <b>Contro</b> 18.4.1	CAN CONTROLLER ew of Functions uration al Registers of FCAN Controller Configuration of message buffers List of FCAN registers DI Registers CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31)	405 405 406 408 408 408 409 409 423
CHAPTEF 18.1 18.2 18.3 18.4	<b>R 18 F</b> <b>Overvi</b> <b>Config</b> <b>Interna</b> 18.3.1 18.3.2 <b>Contro</b> 18.4.1 18.4.2	CAN CONTROLLER ew of Functions uration	405 405 406 408 408 408 409 409 423 423 425
CHAPTEF 18.1 18.2 18.3 18.4	<b>R 18 F</b> Overvi Config Interna 18.3.1 18.3.2 Contro 18.4.1 18.4.2 18.4.3	CAN CONTROLLER ew of Functions uration al Registers of FCAN Controller Configuration of message buffers. List of FCAN registers DI Registers. CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31). CAN message control registers 00 to 31 (M_CTRL00 to M_CTRL31) CAN message time stamp registers 00 to 31 (M_TIME00 to M_TIME31)	405 405 406 408 408 408 409 423 423 423 425 427
CHAPTEF 18.1 18.2 18.3 18.4	<b>R 18 F</b> Overvi Config Interna 18.3.1 18.3.2 Contro 18.4.1 18.4.2 18.4.3 18.4.4	CAN CONTROLLER ew of Functions uration al Registers of FCAN Controller Configuration of message buffers List of FCAN registers ol Registers CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31) CAN message control registers 00 to 31 (M_CTRL00 to M_CTRL31) CAN message time stamp registers 00 to 31 (M_TIME00 to M_TIME31) CAN message data registers n0 to n7 (M_DATAn0 to M_DATAn7)	405 406 406 408 408 408 409 423 423 423 423 425 427 429
CHAPTEF 18.1 18.2 18.3 18.4	<b>R</b> 18 F Overvi Config Interna 18.3.1 18.3.2 Contro 18.4.1 18.4.2 18.4.3 18.4.4 18.4.5	CAN CONTROLLER ew of Functions uration	405 406 406 408 408 409 409 423 423 423 425 427 429
CHAPTEF 18.1 18.2 18.3 18.4	<b>R 18 F</b> Overvi Config Interna 18.3.1 18.3.2 Contro 18.4.1 18.4.2 18.4.3 18.4.3 18.4.4 18.4.5	CAN CONTROLLER ew of Functions uration al Registers of FCAN Controller Configuration of message buffers. List of FCAN registers DI Registers. CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31). CAN message control registers 00 to 31 (M_CTRL00 to M_CTRL31) CAN message time stamp registers 00 to 31 (M_TIME00 to M_TIME31). CAN message data registers n0 to n7 (M_DATAn0 to M_DATAn7). CAN message ID registers L00 to L31 and H00 to H31 (M_IDL00 to M_IDL31 and M_IDH00 to M_IDH31).	405 405 406 408 408 409 409 423 423 425 427 427 429 431
CHAPTEF 18.1 18.2 18.3 18.4	<b>R 18 F</b> Overvi Config Interna 18.3.1 18.3.2 Contro 18.4.1 18.4.2 18.4.3 18.4.4 18.4.5 18.4.6	CAN CONTROLLER ew of Functions uration al Registers of FCAN Controller Configuration of message buffers List of FCAN registers of Registers CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31) CAN message control registers 00 to 31 (M_CTRL00 to M_CTRL31) CAN message time stamp registers 00 to 31 (M_TIME00 to M_TIME31) CAN message data registers n0 to n7 (M_DATAn0 to M_DATAn7) CAN message ID registers L00 to L31 and H00 to H31 (M_IDL00 to M_IDL31 and M_IDH00 to M_IDH31) CAN message configuration registers 00 to 31 (M_CONF00 to M_CONF31)	405 406 408 408 408 409 423 423 423 423 425 427 427 429 431 433
CHAPTEF 18.1 18.2 18.3 18.4	<b>R</b> 18 F Overvi Config Interna 18.3.1 18.3.2 Contro 18.4.1 18.4.2 18.4.3 18.4.3 18.4.4 18.4.5 18.4.6 18.4.7	CAN CONTROLLER ew of Functions	405 405 406 408 408 409 423 423 423 425 427 429 429 431 433 435
CHAPTER 18.1 18.2 18.3 18.4	<b>R</b> 18 F Overvi Config Interna 18.3.1 18.3.2 Contro 18.4.1 18.4.2 18.4.3 18.4.4 18.4.5 18.4.6 18.4.7 18.4.8	CAN CONTROLLER ew of Functions	405 406 408 408 408 409 423 423 423 425 427 427 429 431 433 435 437
CHAPTER 18.1 18.2 18.3 18.4	<b>R</b> 18 F Overvi Config Interna 18.3.1 18.3.2 Contro 18.4.1 18.4.2 18.4.3 18.4.4 18.4.5 18.4.6 18.4.7 18.4.8 18.4.9	CAN CONTROLLER ew of Functions uration al Registers of FCAN Controller Configuration of message buffers. List of FCAN registers of Registers. CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31). CAN message control registers 00 to 31 (M_CTRL00 to M_CTRL31) CAN message time stamp registers 00 to 31 (M_TIME00 to M_TIME31). CAN message data registers n0 to n7 (M_DATAn0 to M_DATAn7). CAN message ID registers L00 to L31 and H00 to H31 (M_IDL00 to M_IDL31 and M_IDH00 to M_IDH31). CAN message configuration registers 00 to 31 (M_CONF00 to M_CONF31). CAN message status registers 00 to 31 (M_STAT00 to M_STAT31). CAN status set/clear registers 00 to 31 (SC_STAT00 to SC_STAT31). CAN interrupt pending register (CCINTP)	405 406 408 408 408 409 423 423 423 423 425 427 429 429 431 433 435 435 437
CHAPTEF 18.1 18.2 18.3 18.4	<b>R</b> 18 F Overvi Config Interna 18.3.1 18.3.2 Contro 18.4.1 18.4.2 18.4.3 18.4.4 18.4.5 18.4.6 18.4.7 18.4.8 18.4.9 18.4.10	CAN CONTROLLER	405 405 406 408 408 409 423 423 423 425 427 429 427 429 431 433 435 435 437 439 440
CHAPTER 18.1 18.2 18.3 18.4	<b>R</b> 18 F Overvi Config Interna 18.3.1 18.3.2 Contro 18.4.1 18.4.2 18.4.3 18.4.4 18.4.5 18.4.6 18.4.7 18.4.8 18.4.9 18.4.10 18.4.11	CAN CONTROLLER	405 406 408 408 408 409 423 423 423 425 427 427 429 431 433 435 437 439 440 441
CHAPTER 18.1 18.2 18.3 18.4	<b>R</b> 18 F Overvi Config Interna 18.3.1 18.3.2 Contro 18.4.1 18.4.2 18.4.3 18.4.4 18.4.5 18.4.6 18.4.7 18.4.8 18.4.9 18.4.10 18.4.11 18.4.12	CAN CONTROLLER ew of Functions	405 406 408 408 408 409 423 423 423 423 423 425 427 429 429 431 433 435 435 437 439 440 441
CHAPTER 18.1 18.2 18.3 18.4	<b>R</b> 18 F Overvi Config Interna 18.3.1 18.3.2 Contro 18.4.1 18.4.2 18.4.3 18.4.4 18.4.5 18.4.6 18.4.7 18.4.8 18.4.9 18.4.10 18.4.11 18.4.12 18.4.13	CAN CONTROLLER	405 405 406 408 408 409 423 423 423 425 427 427 429 431 431 433 435 437 439 440 441 443
CHAPTER 18.1 18.2 18.3 18.4	<b>R</b> 18 F Overvi Config Interna 18.3.1 18.3.2 Contro 18.4.1 18.4.2 18.4.3 18.4.4 18.4.5 18.4.6 18.4.7 18.4.8 18.4.9 18.4.10 18.4.11 18.4.12 18.4.13 18.4.14	CAN CONTROLLER	405 406 408 408 408 409 423 423 423 423 425 427 427 429 429 431 433 435 435 437 439 440 441 443

19.2	Flash N	Memory Programming Mode (µPD70F3079AY and 70F3079Y Only)	559
19.1	Norma	I Operation Mode	533
APTER	19 El	LECTRICAL SPECIFICATIONS	532
18.16	Cautio	ns on Use	529
18.15	How to	Shut Down FCAN Controller	528
	18.14.2	Interrupts that occur for global CAN interface	527
	18.14.1	Interrupts that occur for FCAN controller	527
18.14	Interru	pt Conditions	527
	18.13.2	Burst read mode	
	18.13.1	Sequential data read	
18.13	Ensuri	ng Data Consistency	525
18.12	Rules f	for Correct Setting of Baud Rate	521
	18.11.5	CAN stop mode	
	18.11.4	CAN sleep mode	
	18.11.3	Receive setting	516
	18.11.2	Transmit setting	515
	18.11.1	Initialization processing	
18.11	Operat	ions	502
	18.10.7	Baud rate control function	
	18.10.6	Error control function	
	18.10.5	CAN sleep mode/CAN stop mode function	
	18.10.4	Multi-cast	
	18.10.3	Multiple masters	
	18.10.2	Bit stuffing	
	18.10.1	Determination of bus priority	
18.10	Functio	ons	
	1892	Message formats	486
10.0	18.9.1	Protocol mode function	485
18.9	Protoc	ol	
18.8	Mask F	Inclon	
	1872	Message recention	
10.1	18 7 1	Message transmission	<b>490</b> 180
18 7	Messa	ae Processing	480
18.6	Time S	Stamp Function	
18.5	Cautio	ns Regarding Bit Set/Clear Function	
	18/07	CANn synchronization control register (CnSVNC)	۲ / <del>4</del>
	18/06	CANn hus diagnostic information register (CrDINE)	408 171 ،
	18/05	CANn hit rate prescaler register (CnBRP)	/ 40. ۸۵۵
	18/20	CANIN Interrupt enable register (CITE)	
	10.4.22	CANn erfor count register (CRERC)	
	10.4.21	CANITINIONIALION register (CREAST)	
	18.4.20	CANn delinition register (ChDEF)	
	18.4.19	CANn control register (CnCTRL)	
	18.4.18	CANN address mask a registers L and H (CNMASKLa and CNMASKHa)	
	18.4.17	CAN message search start/result register (CGMSS/CGMSR)	
	18.4.16	CAN time stamp count register (CGTSC)	

CHAPTER 20	PACKAGE DRAWINGS	560
CHAPTER 21	RECOMMENDED SOLDERING CONDITIONS	562
APPENDIX A	NOTES ON TARGET SYSTEM DESIGN	564
APPENDIX B	REGISTER INDEX	566
APPENDIX C I	INSTRUCTION SET LIST	574
APPENDIX D	REVISION HISTORY	581
D.1 Major	r Revisions in This Edition	581
D.2 Revis	sion History up to Preceding Edition	581

#### **CHAPTER 1 INTRODUCTION**

The V850/SF1 is a product in the NEC Electronics V850 Series of single-chip microcontrollers designed for low power operation.

#### 1.1 General

The V850/SF1 is a 32-bit single-chip microcontroller that includes the V850 Series CPU core, and peripheral functions such as ROM/RAM, a timer/counter, a serial interface, an A/D converter, a DMA controller, and features an automotive LAN (FCAN (Full Controller Area Network)).

In addition to high real-time response characteristics and 1-clock-pitch basic instructions, the V850/SF1 has multiplication, saturation operation, and bit manipulation instructions, realized by a hardware multiplier.

Table 1-1 shows the outline of the V850/SF1 product lineup.

Product	Name	ROM		RAM Size	I <sup>2</sup> C	FCAN
Commercial Name Part Number		Туре	Size			
V850/SF1	μPD703075AY	Mask ROM	128 KB	12 KB	On-chip I <sup>2</sup> C	1 channel
	μPD703076AY					2 channels
	μPD703078AY		256 KB	16 KB		1 channel
	μPD703078Y					
	μPD703079AY					2 channels
	μPD703079Y					
	μPD70F3079AY	Flash memory				
	μPD70F3079Y					

#### Table 1-1. Product Lineup of V850/SF1

#### 1.2 Features

 Minimum instruction execution time 62.5 ns (operating at 16 MHz, external power supply 5 V, regulator output 3.0 V) General-purpose registers 32 bits × 32 registers O CPU features Signed multiplication ( $16 \times 16 \rightarrow 32$ ): 125 ns (operating at 16 MHz) (able to execute instructions in parallel continuously without creating any register hazards). Saturation operations (overflow and underflow detection functions are included) 32-bit shift instruction: 1 clock Bit manipulation instructions Load/store instructions with long/short format O Memory space 16 MB of linear address space (for programs and data) External expandability: Expandable to 4 MB Memory block allocation function: 2 MB per block Programmable wait function Idle state insertion function Internal memory µPD703075AY, 703076AY (mask ROM: 128 KB/RAM: 12 KB) μPD703078AY, 703078Y, 703079AY, 703079Y (mask ROM: 256 KB/RAM: 16 KB) µPD70F3079AY, 70F3079Y (flash memory: 256 KB/RAM: 16 KB) • External bus interface 16-bit data bus (address/data multiplexed) 3 V to 5 V interface enabled Bus hold function External wait function O Interrupts and exceptions Non-maskable interrupts: 2 sources Maskable interrupts: 41 sources (µPD703075AY, 703078AY, 703078Y) 44 sources (µPD703076AY, 703079AY, 703079Y, 70F3079AY, 70F3079Y) Software exceptions: 32 sources Exception trap: 1 source O I/O lines Total: 84 (12 input ports and 72 I/O ports) 3 V to 5 V interface enabled O Timer function 16-bit timer: 3 channels (TM0, TM1, TM7) 16-bit timer: 5 channels (TM2 to TM6) Watch timer When operating under subclock or main clock: 1 channel Operation using the subclock or main clock is also possible in the IDLE mode. Watchdog timer: 1 channel O Serial interface Asynchronous serial interface (UART) Clocked serial interface (CSI) I<sup>2</sup>C bus interface (I<sup>2</sup>C) 8-/16-bit variable-length serial interface CSI/UART: 2 channels CSI/I<sup>2</sup>C: 1 channel CSI (8-/16-bit valuable): 1 channel Dedicated baud rate generator: 3 channels

A/D converter	10-bit resolution: 12 channels
DMA controller	Internal RAM $\leftarrow \rightarrow$ on-chip peripheral I/O: 6 channels
ROM correction	4 points modifiable
Regulator	4.0 V to 5.5 V input $\rightarrow$ internal 3.0 V ( $\mu \text{PD703075AY},$ 703076AY, 703078AY,
	703078Y, 703079AY, 703079Y)
	4.5 V to 5.5 V input $\rightarrow$ internal 3.0 V ( $\mu$ PD70F3079AY, 70F3079Y)
Key return function	4 to 8 pins selectable, falling edge fixed
Clock generator	During main clock or subclock operation
	5-level CPU clock (fxx, fxx/2, fxx/4, fxx/8, fxt)
Power-saving functions	HALT/IDLE/STOP modes
Automotive LAN	2 channels (µPD703076AY, 703079AY, 703079Y, 70F3079AY, 70F3079Y)
	1 channel (μPD703075AY, 703078AY, 703078Y)
Package	100-pin plastic LQFP (fine pitch, $14 \times 14$ )
	100-pin plastic QFP (14 $\times$ 20)
CMOS structure	All static circuits
	A/D converter DMA controller ROM correction Regulator Key return function Clock generator Power-saving functions Automotive LAN Package CMOS structure

# 1.3 Applications

# AV equipment

Example: Car audio equipment

# ★ 1.4 Ordering Information

(1) Standard products, (A) grade products

Part Number	Package	Quality Grade
μPD703075AYGC-×××-8EU	100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )	Standard
μPD703075AYGF-×××-3BA	100-pin plastic QFP (14 × 20)	Standard
μPD703076AYGC-×××-8EU	100-pin plastic LQFP (fine pitch) $(14 \times 14)$	Standard
μPD703076AYGF-×××-3BA	100-pin plastic QFP (14 × 20)	Standard
μPD703078AYGC-×××-8EU	100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )	Standard
μPD703078AYGF-×××-3BA	100-pin plastic QFP ( $14 \times 20$ )	Standard
μPD703078YGC-×××-8EU	100-pin plastic LQFP (fine pitch) $(14 \times 14)$	Standard
μPD703078YGF-×××-3BA	100-pin plastic QFP (14 × 20)	Standard
μPD703079AYGC-×××-8EU	100-pin plastic LQFP (fine pitch) $(14 \times 14)$	Standard
μPD703079AYGF-×××-3BA	100-pin plastic QFP (14 $\times$ 20)	Standard
μPD703079YGC-×××-8EU	100-pin plastic LQFP (fine pitch) $(14 \times 14)$	Standard
μPD703079YGF-×××-3BA	100-pin plastic QFP (14 × 20)	Standard
μPD70F3079AYGC-8EU	100-pin plastic LQFP (fine pitch) $(14 \times 14)$	Standard
μPD70F3079AYGF-3BA	100-pin plastic QFP (14 $\times$ 20)	Standard
μPD70F3079YGC-8EU	100-pin plastic LQFP (fine pitch) $(14 \times 14)$	Standard
μPD70F3079YGF-3BA	100-pin plastic QFP (14 × 20)	Standard
μPD703075AYGC(A)-×××-8EU	100-pin plastic LQFP (fine pitch) $(14 \times 14)$	Special
μPD703076AYGC(A)-×××-8EU	100-pin plastic LQFP (fine pitch) $(14 \times 14)$	Special
μPD703078AYGC(A)-×××-8EU	100-pin plastic LQFP (fine pitch) $(14 \times 14)$	Special
μPD703079AYGC(A)-×××-8EU	100-pin plastic LQFP (fine pitch) $(14 \times 14)$	Special
μPD70F3079AYGC(A)-8EU	100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )	Special

Remark ××× indicates ROM code suffix.

Refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Corporation for detailed information on quality grades and recommended applications.

# 1.5 Pin Configuration (Top View)

100-pin plastic LQFP (fine pitch) ( $14 \times 14$ )

- *μ*PD703075AYGC-×××-8EU
- *μ*PD703076AYGC-×××-8EU

★

\*

\*

- μPD703078AYGC-×××-8EU
- *μ*PD703078YGC-×××-8EU
- μPD703079AYGC-xxx-8EU
- μPD703079YGC-×××-8EU
- μPD70F3079AYGC-8EU
- μPD70F3079YGC-8EU
- μPD703075AYGC(A)-×××-8EU
- μPD703076AYGC(A)-×××-8EU
- μPD703078AYGC(A)-×××-8EU
- μPD703079AYGC(A)-×××-8EU
- μPD70F3079AYGC(A)-8EU



100-pin plastic QFP (14  $\times$  20)

- μPD703075AYGF-×××-3BA
- μPD703076AYGF-×××-3BA
- *μ*PD703078AYGF-×××-3BA
- *μ*PD703078YGF-×××-3BA
- μPD703079AYGF-×××-3BA
- μPD703079YGF-xxx-3BA
- μPD70F3079AYGF-3BA
- μPD70F3079YGF-3BA



#### Pin names

A16 to A21:	Address bus	P50 to P57:	Port 5
AD0 to AD15:	Address/data bus	P60 to P65:	Port 6
ADCGND:	Ground for analog	P70 to P77:	Port 7
ADCVDD	Power supply for analog	P80 to P83:	Port 8
ADTRG:	AD trigger input	P90 to P96:	Port 9
ANI0 to ANI11:	Analog input	P100 to P107:	Port 10
ASCK0, ASCK1:	Asynchronous serial clock	P110 to P117:	Port 11
ASTB:	Address strobe	RESET:	Reset
CANRX1, CANRX2:	FCAN receive data	R/W:	Read/write status
CANTX1, CANTX2:	FCAN transmit data	RXD0, RXD1:	Receive data
CLKOUT:	Clock output	SCK0, SCK1,	
CPUREG:	Regulator control	SCK3, SCK4:	Serial clock
DSTB:	Data strobe	SCL0:	Serial clock
GND0, GND1,		SDA0:	Serial data
GND2:	Ground	SI0, SI1, SI3, SI4:	Serial input
HLDAK:	Hold acknowledge	SO0, SO1, SO3,	
HLDRQ:	Hold request	SO4:	Serial output
IC:	Internally connected	TI00, TI01, TI10,	
INTP0 to INTP6:	External interrupt input	TI11, TI2 to TI5,	
KR0 to KR7:	Key return	TI70, TI71:	Timer input
LBEN:	Lower byte enable	TO0 to TO5, TO7:	Timer output
NMI:	Non-maskable interrupt request	TXD0, TXD1:	Transmit data
PORTGND:	Ground for ports	UBEN:	Upper byte enable
PORTVDD	Power supply for ports	VDD0:	Power supply
P00 to P07:	Port 0	VM45:	$V_{DD} = 4.5 V$ monitor output
P10 to P15:	Port 1	VPP:	Programming power supply
P20 to P27:	Port 2	WAIT:	Wait
P30 to P34:	Port 3	X1, X2:	Crystal for main clock
P40 to P47:	Port 4	XT1, XT2:	Crystal for sub-clock

#### **1.6 Function Blocks**

#### 1.6.1 Internal block diagram



#### 1.6.2 Internal units

# (1) CPU

The CPU uses five-stage pipeline control to enable single-clock execution of address calculations, arithmetic logic operations, data transfers, and almost all other instruction processing.

Other dedicated on-chip hardware, such as the multiplier (16 bits  $\times$  16 bits  $\rightarrow$  32 bits) and the barrel shifter (32 bits) help accelerate processing of complex instructions.

#### (2) Bus control unit (BCU)

The BCU starts a required external bus cycle based on the physical address obtained by the CPU. When an instruction is fetched from external memory space and the CPU does not send a bus cycle start request, the BCU generates a prefetch address and prefetches the instruction code. The prefetched instruction code is stored in an instruction queue.

#### (3) ROM

This consists of a mask ROM or flash memory mapped to the address space starting at 00000000H. ROM can be accessed by the CPU in one clock cycle during instruction fetch. The internal ROM capacity and internal ROM area differ as follows depending on the product.

Product Name	Internal ROM Capacity	Internal ROM Area
μPD703075AY, 703076AY	128 KB (mask ROM)	xx000000H to xx01FFFFH
μPD703078AY, 703078Y, 703079AY, 703079Y	256 KB (mask ROM)	xx000000H to xx03FFFFH
μPD70F3079AY, 70F3079Y	256 KB (flash memory)	

#### (4) RAM

The internal RAM capacity and internal RAM area differ as follows depending on the product. RAM can be accessed by the CPU in one clock cycle during data access.

Product Name	Internal RAM Capacity	Internal RAM Capacity
μPD703075AY, 703076AY	12 KB	xxFFC000H to xxFFEFFFH
μPD703078AY, 703078Y, 703079AY, 703079Y, 70F3079AY, 70F3079Y	16 KB	xxFFB000H to xxFFEFFFH

#### (5) Interrupt controller (INTC)

This controller handles hardware interrupt requests (NMI, INTP0 to INTP6) from on-chip peripheral hardware and external hardware. Eight levels of interrupt priorities can be specified for these interrupt requests, and multiplexed servicing control can be performed for interrupt sources.

#### (6) Clock generator (CG)

The clock generator includes two types of oscillators: one each for the main clock (fxx) and for the subclock (fx $\tau$ ), generates five types of clocks (fxx, fxx/2, fxx/4, fxx/8, and fx $\tau$ ), and supplies one of them as the operating clock for the CPU (fcPU).

#### (7) Timer/counter

An eight-channel 16-bit timer/event counter is equipped, enabling measurement of pulse intervals and frequency as well as programmable pulse output.

#### (8) Watch timer

This timer counts the reference time period (0.5 second) for counting the clock (the 32.768 kHz subclock or the 8.388 MHz main clock). At the same time, the watch timer can be used as an interval timer for the main clock.

#### (9) Watchdog timer

A watchdog timer is equipped to detect inadvertent program loops, system abnormalities, etc.

This timer can also be used as an interval timer.

When used as a watchdog timer, it generates a non-maskable interrupt request (INTWDT) after an overflow occurs, and when used as an interval timer, it generates a maskable interrupt request (INTWDTM) after an overflow occurs.

#### (10) Serial interface (SIO)

The V850/SF1 includes four kinds of serial interfaces: an asynchronous serial interface (UART0, UART1), clocked serial interface (CSIn), 8-/16-bit variable-length serial interface (CSI4), and I<sup>2</sup>C bus interface (I<sup>2</sup>C0). Up to four channels can be used at the same time. Two of these channels are switchable between UART and CSI and another one is switchable between CSI and I<sup>2</sup>C (n = 0, 1, 3).

For UART0 and UART1, data is transferred via the TXD0, TXD1, RXD0, and RXD1 pins.

For CSIn, data is transferred via the SOn, SIn, and  $\overline{SCKn}$  pins.

For CSI4, data is transferred via the SO4, SI4, and  $\overline{SCK4}$  pins.

For I<sup>2</sup>C0, data is transferred via the SDA0 and SCL0 pins.

For UART and CSI4, a dedicated baud rate generator is provided.

#### (11) A/D converter

This high-speed, high-resolution 10-bit A/D converter includes 12 analog input pins. Conversion is performed using the successive approximation method.

#### (12) DMA controller

A six-channel DMA controller is equipped. This controller transfers data between the internal RAM and onchip peripheral I/O devices in response to interrupt requests sent by on-chip peripheral I/O.

#### (13) Ports

As shown below, the following ports have general-purpose port functions and control pin functions.

Port	I/O	Port Function	Control Function	
Port 0	8-bit I/O	General-	NMI, external interrupt, A/D converter trigger	
Port 1	6-bit I/O	purpose port	Serial interface	
Port 2	8-bit I/O		Serial interface	
Port 3	5-bit I/O		Timer I/O, V <sub>DD</sub> = 4.5 V monitor output	
Port 4	8-bit I/O		External address/data bus	
Port 5	8-bit I/O			
Port 6	6-bit I/O		External address bus	
Port 7	8-bit input		A/D converter analog input	
Port 8	4-bit input			
Port 9	7-bit I/O		External bus interface control signal I/O	
Port 10	8-bit I/O		Timer I/O, key return input	
Port 11	8-bit I/O		Wait control, FCAN data I/O	

#### (14) FCAN controller

The FCAN controller is a small-scale digital data transmission system for transferring data between units. A two-channel FCAN controller is incorporated in the  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y (FCAN1, FCAN2), and a one-channel FCAN controller is incorporated in the  $\mu$ PD703075AY, 703078AY, and 703078Y (FCAN1).

# **CHAPTER 2 PIN FUNCTIONS**

# 2.1 List of Pin Functions

The names and functions of pins of V850/SF1 are described below, divided into port pins and non-port pins. There are three types of power supplies for the pin I/O buffers: ADCVDD, PORTVDD, and VDD0. The relationship between these power supplies and the pins is described below.

Power Supply	Corresponding Pins
	P70 to P77, P80 to P83
PORTVDD	P01 to P07, P10 to P15, P20 to P27, P30 to P34, P40 to P47, P50 to P57, P60 to P65, P90 to P96, P100 to P107, P110 to P117
VDD0	P00, RESET, CLKOUT

Table 2-1.	Pin I/O	Buffer	Power	Supplies
------------	---------	--------	-------	----------

# (1) Port pins

Pin Name	I/O	PULL	Function	Alternate Function
P00	I/O	No	Port 0	NMI
P01			8-bit I/O port	INTP0
P02			inpuvouput can be specified in 1-bit drifts.	INTP1
P03				INTP2
P04				INTP3
P05				INTP4/ADTRG
P06				INTP5
P07				INTP6
P10	I/O	No	Port 1	SI0/SDA0
P11			6-bit I/O port	SO0
P12			inpuvouput can be specified in 1-bit drifts.	SCK0/SCL0
P13				SI1/RXD0
P14				SO1/TXD0
P15				SCK1/ASCK0
P20	I/O	No	Port 2	SI3/RXD1
P21			8-bit I/O port	SO3/TXD1
P22	-		inpuvouput can be specified in 1-bit drifts.	SCK3/ASCK1
P23	-			SI4
P24				SO4
P25				SCK4
P26				_
P27				_
P30	I/O	No	Port 3	TI2/TO2
P31			5-bit I/O port	TI3/TO3
P32			inpuvouput can be specified in 1-bit drifts.	TI4/TO4
P33				TI5/TO5
P34				VM45/TI71
P40	I/O	No	Port 4	AD0
P41			8-bit I/O port	AD1
P42			inpurouiput can be specified in t-bit drifts.	AD2
P43				AD3
P44				AD4
P45				AD5
P46				AD6
P47	1			AD7

# (2/3)

Pin Name	I/O	PULL	Function	Alternate Function
P50	I/O	No	Port 5	AD8
P51			8-bit I/O port	AD9
P52				AD10
P53				AD11
P54				AD12
P55				AD13
P56				AD14
P57				AD15
P60	I/O	No	Port 6	A16
P61			6-bit I/O port	A17
P62			inputouput can be specified in 1-bit units.	A18
P63				A19
P64				A20
P65				A21
P70	Input f	nput No	Port 7 8-bit input port	ANIO
P71				ANI1
P72				ANI2
P73				ANI3
P74				ANI4
P75				ANI5
P76				ANI6
P77				ANI7
P80	Input	No	Port 8	ANI8
P81			4-bit input port	ANI9
P82				ANI10
P83				ANI11
P90	I/O	No	Port 9	LBEN
P91		7-bit I/O port	UBEN	
P92				R/W
P93				DSTB
P94				ASTB
P95				HLDAK
P96				HLDRQ

(3/3)

Pin Name	I/O	PULL	Function	Alternate Function
P100	I/O	Yes	Port 10	KR0/TO7
P101	1		8-bit I/O port	KR1/TI7
P102			inputoulput can be specified in 1-bit units.	KR2/TI00
P103				KR3/TI01
P104				KR4/TO0
P105				KR5/TI10
P106				KR6/TI11
P107				KR7/TO1
P110	I/O	No	Port 11	WAIT
P111			8-bit I/O port Input/output can be specified in 1-bit units.	_
P112				_
P113				_
P114				CANTX1
P115				CANRX1
P116				CANTX2 <sup>Note</sup>
P117	]			CANRX2 <sup>Note</sup>

Note Available only in the  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y

# (2) Non-port pins

#### (1/3)

Pin Name	I/O	PULL	Function	Alternate Function
A16 to A21	Output	No	Higher address bus used for external memory expansion	P60 to P65
AD0 to AD7	I/O	No	16-bit multiplexed address/data bus used for external memory	P40 to P47
AD8 to AD15			expansion	P50 to P57
ADCGND	-	-	Ground potential for A/D converter	-
ADCVDD	-	-	Power supply pin and reference voltage pin for A/D converter	-
ADTRG	Input	No	A/D converter external trigger input	P05/INTP4
ANI0 to ANI7	Input	No	Analog input to A/D converter	P70 to P77
ANI8 to ANI11				P80 to P83
ASCK0	Input	No	Baud rate clock input for UART0 and UART1	P15/SCK1
ASCK1				P22/SCK3
ASTB	Output	No	External address strobe signal output	P94
CANRX1	Input	No	CAN1 receive data input	P115
CANRX2	Input		CAN2 receive data input <sup>Note 1</sup>	P117
CANTX1	Output		CAN1 transmit data output	P114
CANTX2	Output		CAN2 transmit data output <sup>Note 1</sup>	P116
CLKOUT	Output	-	Internal system clock output	-
CPUREG	-	-	Connection of regulator output stabilizing capacitance	-
DSTB	Output	No	External data strobe signal output	P93
GND0 to GND2	-	-	Ground potential	-
HLDAK	Output	No	Bus hold acknowledge output	P95
HLDRQ	Input	No	Bus hold request input	P96
IC	-	-	Internally connected <sup>Note 2</sup>	-
INTP0 to INTP3	Input	Yes	External interrupt request input (analog noise elimination)	P01 to P04
INTP4	External interrupt request input (digital noise elimination)		P05/ADTRG	
INTP5				P06
INTP6			External interrupt request input (digital noise elimination for remote control)	P07
KR0	Input	Yes	Key return input	P100/TO7
KR1				P101/TI70
KR2				P102/TI00
KR3				P103/TI01
KR4				P104/TO0
KR5				P105/TI10
KR6				P106/TI11
KR7				P107/TI01
LBEN	Output	No	External data bus's lower byte enable signal output	P90
NMI	Input	No	Non-maskable interrupt request input	P00

Notes 1. Available only in the μPD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y
 2. Available only in the μPD703075AY, 703076AY, 703078AY, 703078AY, 703079AY, and 703079Y

		T		(2/3)
Pin Name	I/O	PULL	Function	Alternate Function
PORTGND	-	-	Ground potential for port output	-
	_	_	Positive power supply for port output	-
RESET	Input	_	System reset input	_
R/W	Output	No	External read/write status output	P92
RXD0	Input	No	Serial receive data input for UART0 and UART1	P13/SI1
RXD1				P20/SI3
SCK0	I/O	No	Serial clock I/O (3-wire type) for CSI0, CSI1, CSI3	P12/SCL0
SCK1				P15/ASCK0
SCK3				P22/ASCK1
SCK4			Serial clock I/O for variable-length CSI4 (3-wire type)	P25
SCL0	I/O	No	Serial clock I/O for I <sup>2</sup> C0	P12/SCK0
SDA0	I/O	No	Serial transmit/receive data I/O for I <sup>2</sup> C0	P10/SI0
SI0	Input	No	Serial receive data input (3-wire type) for CSI0, CSI1, CSI3	P10/SDA0
SI1				P13/RXD0
SI3				P20/RXD1
SI4			Serial receive data input (3-wire type) for variable-length CSI4	P23
SO0	Output	No	Serial transmit data output (3-wire type) for CSI0, CSI1, CSI3	P11
SO1				P14/TXD0
SO3				P21/TXD1
SO4			Serial transmit data output for variable-length CSI4 (3-wire type)	P24
TI00	Input	Yes	Shared as external capture trigger input and external count clock input for TM0	P102/KR2
TI01			External capture trigger input for TM0	P103/KR3
TI10			External count clock input/external capture trigger input for TM1	P105/KR5
TI11			External capture trigger input for TM1	P106/KR6
TI2		No	External count clock input for TM2	P30/TO2
TI3			External count clock input for TM3	P31/TO3
TI4			External count clock input for TM4	P32/TO4
TI5			External count clock input for TM5	P33/TO5
TI70		Yes	External count clock input/external capture trigger input for TM7	P101/KR1
TI71		No	External capture trigger input for TM7	P34/VM45
TO0	Output	Yes	Pulse signal output for TM0	P104/KR4
TO1			Pulse signal output for TM1	P107/KR7
TO2		No	Pulse signal output for TM2	P30/TI2
ТОЗ			Pulse signal output for TM3	P31/TI3
TO4			Pulse signal output for TM4	P32/TI4
TO5			Pulse signal output for TM5	P33/TI5
Т07		Yes	Pulse signal output for TM7	P100/KR0

				(3/3)
Pin Name	I/O	PULL	Function	Alternate Function
TXD0	Output	No	Serial transmit data output for UART0 and UART1	P14/SO1
TXD1				P21/SO3
UBEN	Output	No	Higher byte enable signal output for external data bus	P91
VDD0	-	-	Positive power supply pin	_
VM45	Output	No	$V_{DD} = 4.5 V$ monitor output	P34/TI71
Vpp	-	-	High-voltage application pin for program write/verify (µPD70F3079AY and 70F3079Y only)	_
WAIT	Input	Yes	Control signal input for inserting wait in bus cycle	P110
X1	Input	No	Resonator connection for main clock	_
X2	-			_
XT1	Input	No	Resonator connection for subclock	_
XT2	-			_

#### 2.2 Pin States

The operating states of various pins are described below with reference to the operation mode.

Operation Mode Pin	Reset <sup>Note 1</sup>	HALT Mode/ Idle State	IDLE Mode/ STOP Mode	Bus Hold	Busy Cycle Inactive <sup>Note 2</sup>
AD0 to AD15	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
A16 to A21	Hi-Z	Held	Hi-Z	Hi-Z	Held <sup>Note 3</sup>
LBEN, UBEN	Hi-Z	Held	Hi-Z	Hi-Z	Held <sup>Note 3</sup>
R/W	Hi-Z	н	Hi-Z	Hi-Z	Н
DSTB	Hi-Z	Н	Hi-Z	Hi-Z	Н
ASTB	Hi-Z	н	Hi-Z	Hi-Z	Н
HLDRQ	-	Operating	_	Operating	Operating
HLDAK	Hi-Z	Operating	Hi-Z	L	Operating
WAIT	_	_	_	_	-
CLKOUT	Note 4	Operating <sup>Note 5</sup>	L	Operating <sup>Note 5</sup>	Operating <sup>Note 5</sup>

Table 2-2.	Pin Operating	g State According	g to O	peration Mode
------------	---------------	-------------------	--------	---------------

Notes 1. Pins (except the CLKOUT pin) are used as port pins (input mode) after reset.

- 2. The bus cycle inactivation timing occurs when the internal memory area is specified by the program counter (PC) in the external expansion mode.
- 3. When the external memory area has not been accessed even once after reset is released and the external expansion mode is set: Undefined
  - When the bus cycle is inactivated after access to the external memory area, or when the external memory area has not been accessed even once after the external expansion mode is released and set again: The state of the external bus cycle when the external memory area accessed last is held.
- 4. CLKOUT pin status during reset period
  - <1> µPD703078Y, 703079Y, 70F3079Y: Hi-Z
  - <2> µPD703075AY, 703076AY, 703078AY, 703079AY, 70F3079AY: L (insertion of pull-down resistor)
    - A pull-down resistor is inserted only during the reset period. A low level is output after reset is released (PSC register initial setting).
    - After reset is released, do not input a high level to the CLKOUT pin. If a high level is input, the subsequent operation cannot be guaranteed.
    - Pull-down resistor: 40 kΩ (TYP.)
- 5. Low level (L) when in clock output inhibit mode

#### **Remark** Hi-Z: High impedance

- Held: State is held during previously set external bus cycle
- L: Low-level output
- H: High-level output
- -: Input not sampled

#### 2.3 Description of Pin Functions

#### (1) P00 to P07 (port 0) --- 3-state I/O

P00 to P07 constitute an 8-bit I/O port in which input and output can be specified in 1-bit units.

P00 to P07 can also function as I/O port pins and can also function as NMI inputs, external interrupt request inputs, and external triggers for the A/D converter. The pin's valid edge is specified by the EGP0 and EGN0 registers.

#### (a) Port function

P00 to P07 can be set to input or output in 1-bit units according to the contents of the port 0 mode register (PM0).

#### (b) Alternate functions

(i) NMI (non-maskable interrupt request) ··· input

This is a non-maskable interrupt request signal input pin.

(ii) INTP0 to INTP6 (external interrupt input) --- input These are external interrupt request input pins.

#### (iii) ADTRG (AD trigger input) --- input

This is the A/D converter's external trigger input pin. This pin is controlled by A/D converter mode register 1 (ADM1).

#### (2) P10 to P15 (port 1) --- 3-state I/O

P10 to P15 constitute a 6-bit I/O port in which input and output can be specified in 1-bit units.P10 to P15 can also function as input or output pins for the serial interface.P10 and P12 can be selected as normal output or N-ch open-drain output.

#### (a) Port function

P10 to P15 can be set to input or output in 1-bit units according to the contents of the port 1 mode register (PM1).

#### (b) Alternate function

#### (i) SI0, SI1 (serial input 0, 1) ... input

These are the serial receive data input pins of CSI0 and CSI1.

- (ii) SO0, SO1 (serial output 0, 1) --- output These are the serial transmit data output pins of CSI0 and CSI1.
- (iii) SCK0, SCK1 (serial clock 0, 1) --- 3-state I/O These are the serial clock I/O pins for CSI0 and CSI1.

# (iv) SDA0 (serial data 0) ··· I/O

This is the serial transmit/receive data I/O pin for  $I^2C0$ .
#### (v) SCL0 (serial clock 0) ···· I/O

This is the serial clock I/O pin for  $I^2CO$ .

#### (vi) RXD0 (receive data 0) ... input

This is the serial receive data input pin of UART0.

#### (vii) TXD0 (transmit data 0) ··· output

This is the serial transmit data output pin of UARTO.

#### (viii) ASCK0 (asynchronous serial clock 0) ... input

This is the serial baud rate clock input pin of UART0.

#### (3) P20 to P27 (port 2) --- 3-state I/O

P20 to P27 constitute an 8-bit I/O port in which input and output can be specified in 1-bit units. P20 to P27 can also function as input or output pins for the serial interface.

#### (a) Port function

P20 to P27 can be set to input or output in 1-bit units according to the contents of the port 2 mode register (PM2).

#### (b) Alternate functions

#### (i) SI3, SI4 (serial input 3, 4) ... input

These are the serial receive data input pins of CSI3 and CSI4.

(ii) SO3, SO4 (serial output 3, 4) --- output These are the serial transmit data output pins of CSI3 and CSI4.

## (iii) SCK3, SCK4 (serial clock 3, 4) --- 3-state I/O These are the serial clock I/O pins of CSI3 and CSI4.

#### (iv) RXD1 (receive data 1) ... input

This is the serial receive data input pin of UART1.

## (v) TXD1 (transmit data 1) ... output This is the serial transmit data output pin of UART1.

## (vi) ASCK1 (asynchronous serial clock 1) ... input This is the serial baud rate clock input pin of UART1.

## (4) P30 to P34 (port 3) --- 3-state I/O

P30 to P34 constitute a 5-bit I/O port in which input and output can be specified in 1-bit units. P30 to P34 can also function as input or output pins for the timer/counter, and  $V_{DD} = 4.5$  V monitor output.

## (a) Port function

P30 to P34 can be set to input or output in 1-bit units according to the contents of the port 3 mode register (PM3).

## (b) Alternate functions

- (i) TI2, TI3, TI4, TI5, TI71 (timer input 2, 3, 4, 5, 71) ... input
   These are the external count clock input pins of timers 2, 3, 4, 5, and 7.
- (ii) TO2, TO3, TO4, TO5 (timer output 2, 3, 4, 5) ··· output These are the pulse signal output pins of timers 2, 3, 4, and 5.
- (iii) VM45 ( $V_{DD} = 4.5$  V monitor output) ... output

This is the  $V_{DD} = 4.5$  V monitor output pin.

## (5) P40 to P47 (port 4) --- 3-state I/O

P40 to P47 constitute an 8-bit I/O port in which input and output can be specified in 1-bit units. P40 to P47 can also function as a time division address/data bus (AD0 to AD7) when memory is expanded externally.

## (a) Port function

P40 to P47 can be set to input or output in 1-bit units according to the contents of the port 4 mode register (PM4).

#### (b) Alternate function (external expansion mode)

P40 to P47 can be set as AD0 to AD7 according to the contents of the memory expansion mode register (MM).

## (i) AD0 to AD7 (address/data 0 to 7) --- 3-state I/O

These pins comprise a multiplexed address/data bus that is used for external access. At the address timing (T1 state), these pins operate as the AD0 to AD7 (22-bit address) output pins. At the data timing (T2, TW, T3), they operate as the lower 8-bit I/O bus pins for 16-bit data. The output changes in synchronization with the rising edge of the clock in each state within the bus cycle. When the timing sets the bus cycle as inactive, these pins go into a high-impedance state.

#### (6) P50 to P57 (port 5) --- 3-state I/O

P50 to P57 constitute an 8-bit I/O port in which input and output can be specified in 1-bit units. P50 to P57 can also function as a time division address/data bus (AD8 to AD15) when memory is expanded externally.

## (a) Port function

P50 to P57 can be set to input or output in 1-bit units according to the contents of the port 5 mode register (PM5).

#### (b) Alternate function (external expansion mode)

P50 to P57 can be specified as AD8 to AD15 according to the contents of the memory expansion mode register (MM).

#### (i) AD8 to AD15 (address/data 8 to 15) ··· 3-state I/O

These pins comprise a multiplexed address/data bus that is used for external access. At the address timing (T1 state), these pins operate as the AD8 to AD15 (22-bit address) output pins. At the data timing (T2, TW, T3), they operate as the higher 8-bit I/O bus pins for 16-bit data. The output changes in synchronization with the rising edge of the clock in each state within the bus cycle. When the timing sets the bus cycle as inactive, these pins go into a high-impedance state.

#### (7) P60 to P65 (port 6) --- 3-state I/O

P60 to P65 constitute a 6-bit I/O port in which input and output can be specified in 1-bit units.

P60 to P65 can also function as an address bus (A16 to A21) when memory is expanded externally. During 8-bit access of port 6, the higher 2 bits are ignored when writing, and are read as "00" when reading.

#### (a) Port function

P60 to P65 can be set to input or output in 1-bit units according to the contents of the port 6 mode register (PM6).

#### (b) Alternate function (external expansion mode)

P60 to P65 can be set as A16 to A21 according to the contents of the memory expansion mode register (MM).

#### (i) A16 to A21 (address 16 to 21) ... output

These pins comprise an address bus that is used for external access. These pins operate as the higher 6-bit address output pins within a 22-bit address. The output changes in synchronization with the rising edge of the clock in the T1 state of the bus cycle. When the timing sets the bus cycle as inactive, the previous bus cycle's address is retained.

## (8) P70 to P77 (port 7), P80 to P83 (port 8) ... input

P70 to P77 constitute an 8-bit input-only port in which all pins are fixed to input. P80 to P83 constitute a 4-bit input-only port in which all pins are fixed to input.

P70 to P77 and P80 to P83 can also function as analog input pins for the A/D converter. However, they cannot be switched between input ports and analog input pins.

#### (a) Port function

P70 to P77 and P80 to P83 are input-only pins.

#### (b) Alternate function

P70 to P77 also function as pins ANI0 to ANI7 and P80 to P83 also function as ANI8 to ANI11, but these alternate functions are not switchable.

## (i) ANI0 to ANI11 (analog input 0 to 11) ... input

These are analog input pins for the A/D converter.

Connect a capacitor between ADCV<sub>DD</sub> and ADCGND to prevent noise-related operation faults. Also, do not apply voltage that is outside the range for ADCV<sub>DD</sub> and ADCGND to pins that are being used as inputs for the A/D converter. If it is possible for noise above the ADCV<sub>DD</sub> range or below the ADCGND to enter, clamp these pins using a diode that has a small V<sub>F</sub> value.

#### (9) P90 to P96 (port 9) --- 3-state I/O

P90 to P96 constitute a 7-bit I/O port in which input and output can be specified in 1-bit units.

P90 to P96 can also function as control signal output pins, and bus hold control signal output pins when memory is expanded externally.

During 8-bit access of port 9, the MSB is ignored when writing and is read as "0" when reading.

#### (a) Port function

P90 to P96 can be set to input or output in 1-bit units according to the contents of the port 9 mode register (PM9).

#### (b) Alternate functions (external expansion mode)

P90 to P96 can be set to operate as control signal outputs for external memory expansion according to the contents of the memory expansion mode register (MM).

## (i) LBEN (lower byte enable) --- output

This is the lower byte enable signal output pin for an external 16-bit data bus. The output changes in synchronization with the rising edge of the clock in the T1 state of the bus cycle. When the timing sets the bus cycle as inactive, the previous bus cycle's status is retained.

#### (ii) UBEN (upper byte enable) --- output

This is the higher byte enable signal output pin for an external 16-bit data bus. During byte access of even-numbered addresses, these pins are set as inactive (high level). The output changes in synchronization with the rising edge of the clock in the T1 state of the bus cycle. When the timing sets the bus cycle as inactive, the previous bus cycle's status is retained.

	Access	UBEN	LBEN	AD0
Word access		0	0	0
Halfword access		0	0	0
Byte access	Byte access Even-numbered address		0	0
	Odd-numbered address	0	1	1

#### (iii) R/W (read/write status) ··· output

This is an output pin for the status signal that indicates whether the bus cycle is a read cycle or write cycle during external access. High level is set during the read cycle and low level is set during the write cycle. The output changes in synchronization with the rising edge of the clock in the T1 state of the bus cycle. High level is set when the timing sets the bus cycle as inactive.

#### (iv) DSTB (data strobe) --- output

This is an output pin for the external data bus's access strobe signal. Output becomes active (low level) during the T2 and TW states of the bus cycle. Output becomes inactive (high level) when the timing sets the bus cycle as inactive.

#### (v) ASTB (address strobe) --- output

This is an output pin for the external address bus's latch strobe signal. Output becomes active (low level) in synchronization with the falling edge of the clock during the T1 state of the bus cycle, and becomes inactive (high level) in synchronization with the falling edge of the clock during the T3 state of the bus cycle. Output becomes inactive when the timing sets the bus cycle as inactive.

#### (vi) HLDAK (hold acknowledge) --- output

This is an output pin for the acknowledge signal that indicates high impedance status for the address bus, data bus, and control bus when the V850/SF1 receives a bus hold request.

The address bus, data bus, and control bus are set to high impedance when this signal is active.

#### (vii) HLDRQ (hold request) ... input

This is the input pin by which an external device requests the V850/SF1 to release the address bus, data bus, and control bus. This pin can be input asynchronously to CLKOUT. When this pin is active, the address bus, data bus, and control bus are set to high impedance. This occurs either when the V850/SF1 completes execution of the current bus cycle or immediately if no bus cycle is being executed. The HLDAK signal is then set as active and the bus is released.

## (10) P100 to P107 (port 10) --- 3-state I/O

P100 to P107 constitute an 8-bit I/O port in which input and output can be specified in 1-bit units. P100 to P107 can also function as timer/counter I/O pins and key return input pins.

## (a) Port function

P100 to P107 can be set to input or output in 1-bit units according to the contents of the port 10 mode register (PM10).

## (b) Alternate function

#### (i) KR0 to KR7 (key return 0 to 7) ... input

These are key interrupt input pins. Their operations are specified by the key return mode register (KRM).

(ii) TI00, TI01, TI10, TI11, TI70 (timer input 00, 01, 10, 11, 70) ... input These are external count clock input pins for timers 0, 1, and 7.

#### (iii) TO0, TO1, TO7 (timer output 0, 1, 7) ... output

These are pulse signal output pins for timers 0, 1, and 7.

## (11) P110 to P117 (port 11) --- 3-state I/O

P110 to P117 constitute an 8-bit I/O port in which input and output can be specified in 1-bit units. P110 to P117 can also function as FCAN data I/O pins and the control signal (WAIT) that inserts waits into the bus cycle.

## (a) Port function

P110 to P117 can be set to input or output in 1-bit units according to the contents of the port 11 mode register (PM11).

#### (b) Alternate functions

## (i) WAIT (wait) ... input

This is an input pin for the control signal used to insert waits into the bus cycle. This pin is sampled at the falling edge of the clock during the T2 or TW state of the bus cycle.

ON/OFF switching of the wait function is performed by the port alternate function control register (PAC).

#### (ii) CANRX1, CANRX2 (CAN receive data 1, 2) ... input

These are data input signals for CAN1 and CAN2. CANRX2 is available only for the  $\mu$ PD703076AY, 703079AY, 703079AY, 70F3079AY, and 70F3079Y.

#### (iii) CANTX1, CANTX2 (CAN transmit data 1, 2) --- output

These are data output signals for CAN1 and CAN2. CANTX2 is available only for the  $\mu$ PD703076AY, 703079AY, 703079AY, 70F3079AY, and 70F3079Y.

## (12) RESET (reset) ... input

RESET input is an asynchronous input signal and has a constant low level width regardless of the operating clock's status. When this signal is input, a system reset is executed as the first priority ahead of all other operations.

In addition to being used for ordinary initialization/start operations, this pin can also be used to cancel a standby mode (HALT, IDLE, or STOP mode).

## (13) X1, X2 (crystal)

These pins are used to connect the resonator that generates the main clock.

#### (14) XT1, XT2 (crystal for subclock)

These pins are used to connect the resonator that generates the subclock.

#### (15) ADCVDD (analog power supply)

This is the analog positive power supply pin for the A/D converter and alternate-function ports.

#### (16) ADCGND (ground for analog)

This is the ground pin for the A/D converter and alternate-function ports.

#### (17) CPUREG (regulator control)

This is the regulator pin for the CPU power supply. Connect this pin to GND0 to GND2 via a capacitor of 1  $\mu$ F (recommended value).

#### (18) CLKOUT (clock out) --- output

This pin outputs the bus clock generated internally.

#### (19) PORTVDD (power supply for ports)

This is the positive power supply pin for I/O ports and alternate-function pins.

#### (20) PORTGND (ground for ports)

This is the ground pin for I/O ports and alternate-function pins (except for the alternate-function ports of the bus interface).

#### (21) VDD0 (power supply)

This is the positive power supply pin. All VDD0 pins should be connected to a positive power supply.

#### (22) GND0 to GND2 (ground)

These are the ground pins. All GND0 to GND2 pins should be grounded.

## (23) VPP (programming power supply)

This is the positive power supply pin used for flash memory programming mode. This pin is used in the  $\mu$ PD70F3079AY and 70F3079Y. Connect to GND0 to GND2 in normal operation mode.

#### (24) IC (internally connected)

This is an internally connected pin used in the  $\mu$ PD703075AY, 703076AY, 703078AY, 703078Y, 703079AY, and 703079Y.

Connect directly to GND0 to GND2 in normal operation mode.

## 2.4 Pin I/O Circuit Types, I/O Buffer Power Supply and Connection of Unused Pins

Pin	Alternate Function	I/O Circuit Type	I/O Buffer Power Supply	Recommended Connection Method
P00	NMI	8	VDD0	Input: Independently connect to VDD0 or GND0 to GND2 via a resistor.
P01 to P04	INTP0 to INTP3			
P05	INTP4/ADTRG			PORTGND via a resistor.
P06. P07	INTP5. INTP6			Output: Leave open.
P10	SI0/SDA0	10		
P11	SO0	5		
P12	SCK0/SCL0	10		
P13	SI1/RXD0	8		
P14	SO1/TXD0	5		
P15	SCK1/ASCK0	8		
P20	SI3/RXD1	8		
P21	SO3/TXD1	5		
P22	SCK3/ASCK1	8		
P23	SI4			
P24	SO4	5		
P25	SCK4	8		
P26	-			
P27	-	5		
P30 to P33	TI2/TO2 to TI5/TO5	8		
P34	VM45/TI71			
P40 to P47	AD0 to AD7	5		
P50 to P57	AD8 to AD15	5		
P60 to P65	A16 to A21	5		
P70 to P77	ANI0 to ANI7	9	ADCVDD	Independently connect to ADCVDD or ADCGND via a
P80 to P83	ANI8 to ANI11	9	ADCVDD	resistor.
P90	LBEN	5		Input: Independently connect to PORTV <sub>DD</sub> or
P91	UBEN			PORTGND via a resistor. Output: Leave open.
P92	R/W			
P93	DSTB			
P94	ASTB			
P95	HLDAK			
P96	HLDRQ			

(1/2)

Pin	Alternate Function	I/O Circuit Type	I/O Buffer	Recommended Connection Method		
			Power Supply			
P100	KR0/TO7	8-A		Input: Independently connect to PORTVDD or		
P101	KR1/TI70			When connecting to PORTGND, disconnect on-		
P102	KR2/TI00			chip pull-up resistors by software.		
P103	KR3/TI01			Output: Leave open.		
P104	KR4/TO0					
P105	KR5/TI10					
P106	KR6/TI11					
P107	KR7/TO1					
P110	WAIT	5	PORTVDD			
P111 to P113	-					
P114	CANTX1	5				
P115	CANRX1	8				
P116	CANTX2 <sup>Note 1</sup>	5				
P117	CANRX2 <sup>Note 1</sup>	8				
CLKOUT	-	4	VDD0	Leave open.		
RESET	_	2	VDD0	_		
X1	-	-	-	_		
X2	_	-	-	_		
XT1	-	-	_	Connect to GND0 to GND2 via a resistor.		
XT2	_	-	_	Leave open.		
$V_{PP}{}^{Note 2}$	-	_	_	Connect to GND0 to GND2.		
IC <sup>Note 3</sup>	_	-	-	Connect directly to GND0 to GND2.		
CPUREG	-	_	_	-		
V <sub>DD0</sub>	-	_	_	-		
GND0 to GND2	_	_	-	_		
ADCVDD	-	-	-	_		
ADCGND	_	-	-	_		
	_	-	-	_		
PORTGND	_	-	-	_		

(2/2)

**Notes 1.** *μ*PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y

**2.** *μ*PD70F3079AY and 70F3079Y

**3.**  $\mu$ PD703075AY, 703076AY, 703078AY, 703078Y, 703079AY, and 703079Y

## 2.5 Pin I/O Circuits



## **CHAPTER 3 CPU FUNCTIONS**

The CPU of the V850/SF1 is based on RISC architecture and executes most instructions in one clock cycle by using a 5-stage pipeline.

## 3.1 Features

- Minimum instruction execution time: 62.5 ns (@ 16 MHz internal operation)
- Address space: 16 MB linear
- Thirty-two 32-bit general-purpose registers
- Internal 32-bit architecture
- Five-stage pipeline control
- Multiplication/division instructions
- Saturated operation instructions
- One-clock 32-bit shift instruction
- Load/store instructions with long/short format
- Four types of bit manipulation instructions
  - SET1
  - CLR1
  - NOT1
  - TST1

## 3.2 CPU Register Set

The CPU registers in the V850/SF1 can be classified into two categories: a general-purpose program register set and a dedicated system register set. All the registers are 32 bits wide. For details, refer to V850 Series Architecture User's Manual.

## Figure 3-1. CPU Register Set

ogram register set			System reg	gister set
		0	31	
0	Zero register		EIPC	Exception/interrupt PC
I	Reserved for address register		EIPSW	Exception/interrupt PSW
3	Stack pointer (SP)		31	
4	Global pointer (GP)		FEPC	Fatal error PC
5	Text pointer (TP)		FEPSW	Fatal error PSW
6				
7			31	
8			ECR	Exception cause register
9				
·10			31	
·11			PSW	Program status word
12				
13				
14				
15				
16				
17				
8				
19				
20				
21				
22				
23				
24				
25				
26				
27				
r28				
r29				
30	Element pointer (EP)			
31	Link pointer (LP)			
	_	0		
С	Program counter			

#### 3.2.1 Program register set

The program register set includes general-purpose registers and a program counter.

#### (1) General-purpose registers

Thirty-two general-purpose registers, r0 to r31, are available. Any of these registers can be used as a data variable or address variable.

However, r0 and r30 are implicitly used by instructions, and care must be exercised when using these registers. Also, r1, r3 to r5, and r31 are implicitly used by the assembler and C compiler. Therefore, before using these registers, their contents must be saved so that they are not lost. The contents must be restored to the registers after the registers have been used. r2 may be used by the real-time OS. r2 can be used as a variable register when the real-time OS that is used does not use r2.

Name	Usage	Operation
rO	Zero register	Always holds 0
r1	Assembler-reserved register	Working register for generating 32-bit immediate
r2	Address/data variable register	(when r2 is not used by the real-time OS being used)
r3	Stack pointer Used to generate stack frame when function is called	
r4	Global pointer Used to access global variable in data area	
r5	Text pointer Register to indicate the start of the text area <sup>Note</sup>	
r6 to r29	Address/data variable registers	s
r30	Element pointer	Base pointer when memory is accessed
r31	Link pointer	Used by compiler when calling functions
PC	Program counter	Holds instruction address during program execution

#### Table 3-1. Program Registers

**Note** Area in which program code is mapped.

#### (2) Program counter (PC)

This register holds the address of the instruction under execution. The lower 24 bits of this register are valid, and bits 31 to 24 are fixed to 0. If a carry occurs from bit 23 to 24, it is ignored.

Bit 0 is fixed to 0, and branching to an odd address cannot be performed.

	31		24	23		1	0
PC		Fixed to 0			Instruction address under execution		0

## 3.2.2 System register set

 $\star$ 

The system registers control the status of the CPU and hold interrupt information.

No.	System Register Name	Usage	Operation
0	EIPC	Interrupt status saving registers	These registers save the PC and PSW when an
1	EIPSW		exception or interrupt occurs. Because only one set of these registers is available, their contents must be saved when multiple interrupts are enabled.
2	FEPC	NMI status saving registers	These registers save the PC and PSW when NMI
3	FEPSW		occurs. Because only one set of these registers is available, their contents must be saved when multiple interrupts are enabled.
4	ECR	Interrupt source register	If an exception, maskable interrupt, or NMI occurs, this register will hold information referencing the interrupt source. The higher 16 bits of this register are called FECC, to which the exception code of NMI is set. The lower 16 bits are called EICC, to which the exception code of the exception/interrupt is set.
5	PSW	Program status word	The program status word is a collection of flags that indicate the program status (instruction execution result) and CPU status.
6 to 31	Reserved		

## Table 3-2. System Register Numbers

To read/write these system registers, specify a system register number, indicated by the system register load/store instruction (LDSR or STSR instruction).

## (1) Interrupt source register (ECR)



# (2) Program status word (PSW)

	31	8 7 6 5 4 3 2 1 0				
PSW		RFU NP EP ID SAT CY OV S Z				
	RFU	Reserved field (fixed to 0).				
	NP	Non-maskable interrupt (NMI) servicing status				
	0	NMI servicing not under execution.				
	1	NMI servicing under execution. This flag is set (1) when an NMI is acknowledged, and disables multiple interrupts. For details, refer to <b>7.2.3 NP flag.</b>				
	EP	Exception processing status				
	0	0 Exception processing not under execution.				
<ol> <li>Exception processing under execution.</li> <li>This flag is set (1) when an exception is generated. Interrupt requests can be acknowledged when this bit is set. For details, refer to 7.4.3 EP flag.</li> </ol>						
	ID	Maskable interrupt servicing specification				
	0	<ul> <li>Maskable interrupt acknowledgement enabled (EI).</li> <li>Maskable interrupt acknowledgement disabled (DI). This flag is set (1) when a maskable interrupt request is acknowledged. For details, refer to 7.3.6 ID flag.</li> </ul>				
	1					
	SAT <sup>Note</sup>	Saturation detection of operation result of saturation operation instruction				
	0	Not saturated. This flag is not cleared (0) if the result of saturated operation instruction execution is not saturated while this flag is set (1). To clear (0) this flag, write the PSW directly.				
	1	Saturated.				
	CY	Detection of carry or borrow of operation result				
	0	Overflow bac pet eccurred				
	1	Overflow accurred				
	L'	Groniow occurred.				
	OV <sup>Note</sup>	Detection of overflow during operation				

(2/2)

S <sup>Note</sup>	Detection of operation result positive/negative
0	The operation result was positive or 0.
1	The operation result was negative.

Z	Detection of operation result zero
0	The operation result was not 0.
1	The operation result was 0.

**Note** The result of a saturation-processed operation is determined by the contents of the OV and S bits in the saturation operation. Simply setting (1) the OV bit will set (1) the SAT bit in a saturation operation.

Status of operation result		Flag status	Saturation-processed	
	SAT	OV	S	operation result
Maximum positive value exceeded	1	1	0	7FFFFFFH
Maximum negative value exceeded	1	1	1	80000000H
Positive (not exceeding the maximum)	Retains	0	0	Operation result itself
Negative (not exceeding the maximum)	the value before operation		1	

## 3.3 Operation Modes

The V850/SF1 has the following operation modes.

#### (1) Normal operation mode (single-chip mode)

After the system has been released from the reset status, the pins related to the bus interface are set to port mode, execution branches to the reset entry address of the internal ROM, and instruction processing written in the internal ROM is started. However, external expansion mode, in which an external device is connected to external memory area, is enabled by setting in the memory expansion mode register (MM) via an instruction.

#### (2) Flash memory programming mode

This mode is provided only in the  $\mu$ PD70F3079AY and 70F3079Y. The internal flash memory is programmable or erasable when the VPP voltage is applied to the VPP pin.

Vpp	Operation Mode	
0	Normal operation mode	
7.8 V	Flash memory programming mode	
Vdd	Setting prohibited	

## 3.4 Address Space

## 3.4.1 CPU address space

The CPU of the V850/SF1 is of 32-bit architecture and supports up to 4 GB of linear address space (data space) during operand addressing (data access). When referencing instruction addresses, linear address space (program space) of up to 16 MB is supported.

The CPU address space is shown below.



Figure 3-2. CPU Address Space

## 3.4.2 Images

A 16 MB physical address space is seen as 256 images in the 4 GB CPU address space. In other words, the same 16 MB physical address space is accessed regardless of the values of bits 31 to 24 of the CPU address. The images of the addressing space are shown below.

The physical address xx000000H can be seen as CPU address 00000000H, and in addition, can be seen as addresses 01000000H, 02000000H, ... FE000000H, FF000000H. This is because the higher 8 bits of a 32-bit CPU address are ignored and the CPU address is only accessed as a 24-bit physical address.





## 3.4.3 Wraparound of CPU address space

## (1) Program space

Of the 32 bits of the PC (program counter), the higher 8 bits are fixed to 0, and only the lower 24 bits are valid. Even if a carry or borrow occurs from bit 23 to 24 as a result of a branch address calculation, the higher 8 bits ignore the carry or borrow and remain 0.

Therefore, the lower-limit address of the program space, address 00000000H, and the upper-limit address 00FFFFFFH are contiguous addresses, and the program space is wrapped around at the boundary of these addresses.

Caution No instruction can be fetched from the 4 KB area of 00FFF000H to 00FFFFFFH because this area is defined as peripheral I/O area. Therefore, do not execute any branch operation instructions in which the destination address will reside in any part of this area.





#### (2) Data space

The result of an operand address calculation that exceeds 32 bits is ignored.

Therefore, the lower-limit address of the program space, address 0000000H, and the upper-limit address FFFFFFH are contiguous addresses, and the data space is wrapped around at the boundary of these addresses.





## 3.4.4 Memory map

The V850/SF1 reserves areas as shown below.



Figure 3-6. Memory Map

## 3.4.5 Area

## (1) Internal ROM/internal flash memory area

An area of 1 MB maximum is reserved for the internal ROM/internal flash memory area.

#### (a) Memory map

#### <1> µPD703075AY, 703076AY

128 KB is provided at addresses xx000000H to xx01FFFFH. Addresses xx020000H to xx0FFFFFH are access-prohibited area.

## Figure 3-7. Internal ROM Area (128 KB)



#### <2> µPD703078AY, 703078Y, 703079AY, 703079Y, 70F3079AY, 70F3079Y

256 KB is provided at addresses xx000000H to xx03FFFFH. Addresses xx040000H to xx0FFFFFH are access-prohibited area.

#### Figure 3-8. Internal ROM/Internal Flash Memory Area (256 KB)



#### Interrupt/exception table

The V850/SF1 increases the interrupt response speed by assigning handler addresses corresponding to interrupts/exceptions.

The collection of these handler addresses is called an interrupt/exception table, which is located in the internal ROM area. When an interrupt/exception request is acknowledged, execution jumps to the handler address, and the program written at that memory address is executed. The sources of interrupts/exceptions, and the corresponding addresses are shown below.

Start Address of Interrupt/Exception Table	Interrupt/Exception Source	Start Address of Interrupt/Exception Table	Interrupt/Exception Source
0000000H	RESET	000001B0H	INTTM4
00000010H	NMI	000001C0H	INTTM5
0000020H	INTWDT	000001D0H	INTWTM
00000040H	TRAP0n (n = 0 to F)	000001E0H	INTWTNI
0000050H	TRAP1n (n = 0 to F)	000001F0H	INTIICO/INTCSI0
00000060H	ILGOP	00000200H	INTSER0
00000080H	INTWDTM	00000210H	INTSR0/INTCSI1
0000090H	INTP0	00000220H	INTST0
000000A0H	INTP1	00000230H	INTKR
00000B0H	INTP2	00000240H	INTCE1
00000C0H	INTP3	00000250H	INTCR1
00000D0H	INTP4	00000260H	INTCT1
000000E0H	INTP5	00000270H	INTICME
00000F0H	INTP6	00000280H	INTTM6
00000100H	INTCSI4	00000290H	INTTM70
00000110H	INTAD	000002A0H	INTTM71
00000120H	INTDMA0	000002B0H	INTSER1
00000130H	INTDMA1	000002C0H	INTSR1/INTCSI3
00000140H	INTDMA2	000002D0H	INTST1
00000150H	INTTM00	000002E0H	INTDMA3
00000160H	INTTM01	000002F0H	INTDMA4
00000170H	INTTM10	00000300H	INTDMA5
00000180H	INTTM11	00000310H	INTCE2 <sup>Note</sup>
00000190H	INTTM2	00000320H	INTCR2 <sup>Note</sup>
000001A0H	INTTM3	00000330H	INTCT2 <sup>Note</sup>

## Table 3-3. Interrupt/Exception Table

Note Available only in the  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y.

## (2) Internal RAM area

An area of up to 28 KB is reserved for the internal RAM.

## (a) μPD703075AY, 703076AY

12 KB is provided at addresses xxFFC000H to xxFFEFFFH. Addresses xxFF8000H to xxFFBFFFH are access-prohibited area.

#### Figure 3-9. Internal RAM Area (12 KB)



## (b) *µ*PD703078AY, 703078Y, 703079AY, 703079Y, 70F3079AY, 70F3079Y

16 KB is provided at addresses xxFFB000H to xxFFEFFFH. Addresses xxFF8000H to xxFFAFFFH are access-prohibited area.

#### Figure 3-10. Internal RAM Area (16 KB)



#### (3) On-chip peripheral I/O area

The 4 KB area of addresses FFF000H to FFFFFFH is reserved as an on-chip peripheral I/O area.

In the V850/SF1, the 1 KB area of addresses FFF000H to FFF3FFH is provided as a physical on-chip peripheral I/O area, and its image can be seen on the rest of the area (FFF400H to FFFFFFH).

Peripheral I/O registers associated with functions such as operation mode specification and state monitoring for the on-chip peripherals are all memory-mapped to the on-chip peripheral I/O area. Program fetches are not allowed in this area.





- Cautions 1. The least significant bit of an address is not decoded. If an odd address (2n + 1) in the peripheral I/O area is referenced (accessed in byte units), the register at an even address (2n) will be accessed.
  - 2. If a register that can be accessed in byte units is accessed in halfword units, the higher 8 bits become undefined, if the access is a read operation. If a write access is made, only the data in the lower 8 bits is written to the register.
  - If a register at address n that can be accessed only in halfword units is accessed in word units, the operation is replaced with two halfword operations. The first operation (lower 16 bits) accesses the register at address n and the second operation (higher 16 bits) accesses the register at address n + 2.
  - 4. If a register at address n that can be accessed in word units is accessed in word units, the operation is replaced with two halfword operations. The first operation (lower 16 bits) accesses the register at address n and the second operation (higher 16 bits) accesses the register at address n + 2.
  - 5. Addresses that are not defined as registers are reserved for future expansion. If these addresses are accessed, the operation is undefined and not guaranteed.

## (4) External memory

The V850/SF1 can use an area of up to 16 MB (xx100000H to xxFF7FFFH) for external memory area (in singlechip mode: external expansion).

64 KB, 256 KB, 1 MB, or 4 MB of physical external memory can be allocated when the external expansion mode is specified. In the area of other than the physical external memory, the image of the physical external memory can be seen.

The internal RAM area and on-chip peripheral I/O area are not subject to external memory access.

# Caution Addresses xxnFF800H to xxnFFFFFH (n = 3, 7, B) constitute an FCAN address area and are therefore access-prohibited.



Figure 3-12. External Memory Area (When Expanded to 64 KB, 256 KB, or 1 MB)



Figure 3-13. External Memory Area (When Expanded to 4 MB)

#### 3.4.6 External expansion mode

The V850/SF1 allows external devices to be connected to the external memory space by using the pins of ports 4, 5, 6, and 9. To connect an external device, the port pins must be set to the external expansion mode by using the memory expansion mode register (MM).

Because the V850/SF1 is fixed to single-chip mode in the normal operation mode, the pins related to the bus interface are in the port mode after reset, and therefore the external memory cannot be used. When the external memory is used (external expansion mode), set the MM register by program.

#### (1) Memory expansion mode register (MM)

This register sets the mode of each pin of ports 4, 5, 6, and 9. In the external expansion mode, an external device can be connected to an external memory area of up to 4 MB. However, the external device cannot be connected to the internal RAM area, on-chip peripheral I/O area, and internal ROM area in the single-chip mode (and even if the external device is connected physically, it cannot be accessed).

The MM register can be read/written in 8-bit or 1-bit units. However, bits 4 to 7 are fixed to 0.



**Remark** For details of the operation of each port pin, refer to 2.3 Description of Pin Functions.

#### 3.4.7 Recommended use of address space

The architecture of the V850/SF1 requires that a register that serves as a pointer be secured for address generation in operand data accessing for data space. The address in this pointer register ±32 KB can be accessed directly from an instruction. However, the general-purpose registers that can be used as a pointer register are limited. Therefore, by minimizing the deterioration of the address calculation performance when changing the pointer value, the number of usable general-purpose registers for handling variables is maximized, and the program size can be saved because instructions for calculating pointer addresses are not required.

To enhance the efficiency of using the pointer in connection with the memory maps of the V850/SF1, the following points are recommended:

#### (1) Program space

Of the 32 bits of the PC (program counter), the higher 8 bits are fixed to 0, and only the lower 24 bits are valid. Therefore, a continuous 16 MB space, starting from address 0000000H, unconditionally corresponds to the memory map of the program space.

#### (2) Data space

For the efficient use of resources that utilize the wraparound feature of the data space, the continuous 8 MB address spaces 00000000H to 007FFFFFH and FF800000H to FFFFFFFH of the 4 GB CPU are used as the data space. With the V850/SF1, a 16 MB physical address space is seen as 256 images in the 4 GB CPU address space. The most significant bit (bit 23) of this 24-bit address is assigned as address sign-extended to 32 bits.

#### (a) Application of wraparound

For example, when R = r0 (zero register) is specified for the LD/ST disp16 [R] instruction, an addressing range of 00000000H ± 32 KB can be referenced with the sign-extended disp16. All resources including on-chip hardware can be accessed with one pointer.

The zero register (r0) is a register set to 0 by hardware, and eliminates the need for additional registers for the pointer.

0007FFFH		
00007FFFH		A Contraction of the second se
	Internal ROM area	32 KB
(R =) 0000000H		
FFFF000H	On-chip peripheral I/O area	4 KB
	Internal RAM area	16 KB
FFFB000H		
FFFF8000H	Access-prohibited area	12 KB

#### Figure 3-14. Application of Wraparound



Figure 3-15. Recommended Memory Map (Flash Memory Version)

## 3.4.8 Peripheral I/O registers

		1	1					(1/7)
Address	Function Register Name	Symbol	R/W	Bit U	Jnits for	s for Manipulation		After Reset
				1 Bit	8 Bits	16 Bits	32 Bits	
FFFFF000H	Port 0	P0	R/W	$\checkmark$	$\checkmark$			00H <sup>Note</sup>
FFFFF002H	Port 1	P1		$\checkmark$	$\checkmark$			
FFFFF004H	Port 2	P2		$\checkmark$	$\checkmark$			
FFFFF006H	Port 3	P3		$\checkmark$	$\checkmark$			
FFFFF008H	Port 4	P4		$\checkmark$	$\checkmark$			
FFFFF00AH	Port 5	P5		$\checkmark$	$\checkmark$			
FFFFF00CH	Port 6	P6		$\checkmark$	$\checkmark$			
FFFFF00EH	Port 7	P7	R	$\checkmark$	$\checkmark$			Undefined
FFFFF010H	Port 8	P8		$\checkmark$	$\checkmark$			
FFFFF012H	Port 9	P9	R/W	$\checkmark$	$\checkmark$			00H <sup>Note</sup>
FFFFF014H	Port 10	P10		$\checkmark$	$\checkmark$			
FFFFF016H	Port 11	P11		$\checkmark$	$\checkmark$			
FFFFF020H	Port 0 mode register	PM0		$\checkmark$	$\checkmark$			FFH
FFFFF022H	Port 1 mode register	PM1		$\checkmark$	$\checkmark$			3FH
FFFFF024H	Port 2 mode register	PM2		$\checkmark$	$\checkmark$			FFH
FFFFF026H	Port 3 mode register	PM3		$\checkmark$	$\checkmark$			1FH
FFFFF028H	Port 4 mode register	PM4		$\checkmark$	$\checkmark$			FFH
FFFFF02AH	Port 5 mode register	PM5		$\checkmark$	$\checkmark$			
FFFFF02CH	Port 6 mode register	PM6		$\checkmark$	$\checkmark$			3FH
FFFFF032H	Port 9 mode register	PM9		$\checkmark$	$\checkmark$			7FH
FFFFF034H	Port 10 mode register	PM10		$\checkmark$	$\checkmark$			FFH
FFFFF036H	Port 11 mode register	PM11		$\checkmark$	$\checkmark$			
FFFFF040H	Port alternate function control register	PAC		$\checkmark$	$\checkmark$			00H
FFFFF04CH	Memory expansion mode register	ММ		$\checkmark$	$\checkmark$			
FFFFF060H	Data wait control register	DWC				$\checkmark$		FFFFH
FFFFF062H	Bus cycle control register	BCC	1			$\checkmark$		AAAAH
FFFFF070H	Power save control register	PSC		$\checkmark$	$\checkmark$			C0H
FFFFF074H	Processor clock control register	PCC		$\checkmark$	$\checkmark$			03H
FFFFF078H	System status register	SYS		$\checkmark$	$\checkmark$			00H

**Note** Resetting initializes registers to input mode, so 00H cannot actually be read.

		1						(2/7)
Address	Function Begister Name	Symbol	R/W	Bit L	Inits for	ation	After Reset	
Address		e ye y	10,00	1 Bit	8 Bits	16 Bits	32 Bits	Alter Heset
FFFFF07AH	POC status register	POCS	R		$\checkmark$			Held <sup>Note 1</sup>
FFFFF07CH	VM45 control register	VM45C	R/W		$\checkmark$			00H
FFFFF094H	Pull-up resistor option register 10	PU10		$\checkmark$	$\checkmark$			
FFFFF0A2H	Port 1 function register	PF1		$\checkmark$	$\checkmark$			
FFFFF0C0H	Rising edge specification register 0	EGP0		$\checkmark$	$\checkmark$			
FFFFF0C2H	Falling edge specification register 0	EGN0		$\checkmark$	$\checkmark$			
FFFFF0E4H	Timer clock selection register 30	TCL30			$\checkmark$			
FFFFF0E6H	16-bit timer mode control register 30	TMC30		$\checkmark$	$\checkmark$			04H <sup>Note 2</sup>
FFFFF0EAH	16-bit counter 3	ТМЗ	R			$\checkmark$		0000H
FFFFF0ECH	16-bit compare register 3	CR3	R/W			$\checkmark$		
FFFFF0EEH	Timer clock selection register 31	TLC31			$\checkmark$			00H
FFFFF100H	Interrupt control register	WDTIC		$\checkmark$	$\checkmark$			47H
FFFFF102H	Interrupt control register	PIC0		$\checkmark$	$\checkmark$			
FFFFF104H	Interrupt control register	PIC1		$\checkmark$	$\checkmark$			
FFFFF106H	Interrupt control register	PIC2		$\checkmark$	$\checkmark$			
FFFFF108H	Interrupt control register	PIC3		$\checkmark$	$\checkmark$			
FFFFF10AH	Interrupt control register	PIC4		$\checkmark$	$\checkmark$			
FFFFF10CH	Interrupt control register	PIC5		$\checkmark$	$\checkmark$			
FFFFF10EH	Interrupt control register	PIC6		$\checkmark$	$\checkmark$			
FFFFF110H	Interrupt control register	CSIC4		$\checkmark$	$\checkmark$			
FFFFF112H	Interrupt control register	ADIC		$\checkmark$	$\checkmark$			
FFFFF114H	Interrupt control register	DMAIC0		$\checkmark$	$\checkmark$			
FFFFF116H	Interrupt control register	DMAIC1		$\checkmark$	$\checkmark$			
FFFFF118H	Interrupt control register	DMAIC2		$\checkmark$	$\checkmark$			
FFFFF11AH	Interrupt control register	TMIC00		$\checkmark$	$\checkmark$			
FFFFF11CH	Interrupt control register	TMIC01		$\checkmark$	$\checkmark$			
FFFFF11EH	Interrupt control register	TMIC10		$\checkmark$	$\checkmark$			
FFFFF120H	Interrupt control register	TMIC11		$\checkmark$	$\checkmark$			
FFFFF122H	Interrupt control register	TMIC2		$\checkmark$	$\checkmark$			
FFFFF124H	Interrupt control register	TMIC3		$\checkmark$	$\checkmark$			
FFFFF126H	Interrupt control register	TMIC4		$\checkmark$	$\checkmark$			
FFFFF128H	Interrupt control register	TMIC5		$\checkmark$	$\checkmark$			
FFFFF12AH	Interrupt control register	WTNIC		$\checkmark$	$\checkmark$			
FFFFF12CH	Interrupt control register	WTNIIC		$\checkmark$	$\checkmark$			
FFFFF12EH	Interrupt control register	CSIC0		$\checkmark$	$\checkmark$			

Notes 1. This value is 03H only after a power-on-clear reset. This cannot be reset by RESET signal input or watchdog timer.

2. Although the hardware status is initialized to 04H, 00H is read out if read.

	Function Register Name			Bit I	Inits for	ation	(3/7)	
Address		Symbol	R/W	1 Bit	8 Bits	16 Bits	32 Bits	After Reset
FFFFF130H	Interrupt control register	SERIC0	R/W	√	√	10 2.10	02 2.00	47H
FFFFF132H	Interrupt control register	CSIC1			$\checkmark$			
FFFFF134H	Interrupt control register	STIC0			$\checkmark$			
FFFFF136H	Interrupt control register	KRIC			$\checkmark$			
FFFFF138H	Interrupt control register	CANIC1		1	$\checkmark$			
FFFFF13AH	Interrupt control register	CANIC2		V	$\checkmark$			
FFFFF13CH	Interrupt control register	CANIC3		$\checkmark$	$\checkmark$			
FFFFF13EH	Interrupt control register	CANIC7			$\checkmark$			
FFFFF140H	Interrupt control register	TMIC6		$\checkmark$	$\checkmark$			
FFFFF142H	Interrupt control register	TMIC70		$\checkmark$	$\checkmark$			
FFFFF144H	Interrupt control register	TMIC71		$\checkmark$	$\checkmark$			
FFFFF146H	Interrupt control register	SERIC1		$\checkmark$	$\checkmark$			
FFFFF148H	Interrupt control register	CSIC3		$\checkmark$	$\checkmark$			
FFFFF14AH	Interrupt control register	STIC1		$\checkmark$	$\checkmark$			
FFFFF14CH	Interrupt control register	DMAIC3		$\checkmark$	$\checkmark$			
FFFFF14EH	Interrupt control register	DMAIC4		$\checkmark$	$\checkmark$			
FFFFF150H	Interrupt control register	DMAIC5		$\checkmark$	$\checkmark$			
FFFFF152H	Interrupt control register <sup>Note</sup>	CANIC4		$\checkmark$	$\checkmark$			
FFFFF154H	Interrupt control register <sup>Note</sup>	CANIC5		$\checkmark$	$\checkmark$			
FFFFF156H	Interrupt control register <sup>Note</sup>	CANIC6		$\checkmark$	$\checkmark$			
FFFFF166H	In-service priority register	ISPR	R	$\checkmark$	$\checkmark$			00H
FFFFF170H	Command register	PRCMD	W		$\checkmark$			Undefined
FFFFF180H	DMA peripheral I/O address register 0	DIOA0	R/W			$\checkmark$		
FFFFF182H	DMA internal RAM address register 0	DRA0				$\checkmark$		
FFFFF184H	DMA byte count register 0	DBC0			$\checkmark$			
FFFFF186H	DMA channel control register 0	DCHC0		$\checkmark$	$\checkmark$			00H
FFFFF190H	DMA peripheral I/O address register 1	DIOA1				$\checkmark$		Undefined
FFFFF192H	DMA internal RAM address register 1	DRA1				$\checkmark$		
FFFFF194H	DMA byte count register 1	DBC1			$\checkmark$			
FFFFF196H	DMA channel control register 1	DCHC1		$\checkmark$	$\checkmark$			00H
FFFFF1A0H	DMA peripheral I/O address register 2	DIOA2				$\checkmark$		Undefined
FFFFF1A2H	DMA internal RAM address register 2	DRA2				$\checkmark$		
FFFFF1A4H	DMA byte count register 2	DBC2			$\checkmark$			
FFFFF1A6H	DMA channel control register 2	DCHC2		$\checkmark$	$\checkmark$			00H
FFFFF1B0H	DMA peripheral I/O address register 3	DIOA3				$\checkmark$		Undefined
FFFFF1B2H	DMA internal RAM address register 3	DRA3				$\checkmark$		

Note Available only in the  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y.

								(4/7)
Addross		Cumhal	<b>D</b> 444	Bit L	Inits for	ation		
Address	Function Register Name	Symbol	H/ VV	1 Bit	8 Bits	16 Bits	32 Bits	Aller Resel
FFFFF1B4H	DMA byte count register 3	DBC3	R/W		$\checkmark$			Undefined
FFFFF1B6H	DMA channel control register 3	DCHC3		$\checkmark$	$\checkmark$			00H
FFFFF1C0H	DMA peripheral I/O address register 4	DIOA4				$\checkmark$		Undefined
FFFFF1C2H	DMA internal RAM address register 4	DRA4				$\checkmark$		
FFFFF1C4H	DMA byte count register 4	DBC4			$\checkmark$			
FFFFF1C6H	DMA channel control register 4	DCHC4		$\checkmark$	$\checkmark$			00H
FFFFF1D0H	DMA peripheral I/O address register 5	DIOA5				$\checkmark$		Undefined
FFFFF1D2H	DMA internal RAM address register 5	DRA5				$\checkmark$		
FFFFF1D4H	DMA byte count register 5	DBC5			$\checkmark$			
FFFFF1D6H	DMA channel control register 5	DCHC5		$\checkmark$	$\checkmark$			00H
FFFFF200H	16-bit timer register 0	TM0	R			$\checkmark$		0000H
FFFFF202H	Capture/compare register 00	CR00	Note			$\checkmark$		
FFFFF204H	Capture/compare register 01	CR01	Note			$\checkmark$		
FFFFF206H	Prescaler mode register 00	PRM00	R/W		$\checkmark$			00H
FFFFF208H	16-bit timer mode control register 0	TMC0		$\checkmark$	$\checkmark$			
FFFFF20AH	Capture/compare control register 0	CRC0		$\checkmark$	$\checkmark$			
FFFFF20CH	16-bit timer output control register 0	TOC0		$\checkmark$	$\checkmark$			
FFFFF20EH	Prescaler mode register 01	PRM01			$\checkmark$			
FFFFF210H	16-bit timer register 1	TM1	R			$\checkmark$		0000H
FFFFF212H	Capture/compare register 10	CR10	Note			$\checkmark$		
FFFFF214H	Capture/compare register 11	CR11	Note			$\checkmark$		
FFFFF216H	Prescaler mode register 10	PRM10	R/W		$\checkmark$			00H
FFFFF218H	16-bit timer mode control register 1	TMC1		$\checkmark$	$\checkmark$			
FFFFF21AH	Capture/compare control register 1	CRC1		$\checkmark$	$\checkmark$			
FFFFF21CH	16-bit timer output control register 1	TOC1		$\checkmark$	$\checkmark$			
FFFFF21EH	Prescaler mode register 11	PRM11			$\checkmark$			
FFFFF244H	Timer clock select register 20	TCL20			$\checkmark$			
FFFFF246H	16-bit timer mode control register 20	TMC20		$\checkmark$	$\checkmark$			04H
FFFFF24AH	16-bit counter 2	TM2	R			$\checkmark$		0000H
FFFFF24CH	16-bit compare register 2	CR2	R/W			$\checkmark$		
FFFFF24EH	Timer clock selection register 21	TCL21			$\checkmark$			00H

Note In compare mode: R/W

In capture mode: R

<b>A</b> -1-1		Ourseland	R/W	Bit U				
Address	Function Register Name	Symbol		1 Bit	8 Bits	16 Bits	32 Bits	After Reset
FFFFF264H	Timer clock selection register 40	TCL40	R/W		$\checkmark$			00H
FFFFF266H	16-bit timer mode control register 40	TMC40		$\checkmark$	$\checkmark$			04H <sup>Note</sup>
FFFFF26AH	16-bit counter 4	TM4	R			$\checkmark$		0000H
FFFFF26CH	16-bit compare register 4	CR4	R/W			$\checkmark$		
FFFFF26EH	Timer clock selection register 41	TCL41			$\checkmark$			00H
FFFFF284H	Timer clock selection register 60	TCL60			$\checkmark$			
FFFFF286H	16-bit timer mode control register 60	TMC60		$\checkmark$	$\checkmark$			04H <sup>Note</sup>
FFFFF28AH	16-bit counter 6	TM6	R			$\checkmark$		0000H
FFFFF28CH	16-bit compare register 6	CR6	R/W			$\checkmark$		
FFFFF28EH	Timer clock selection register 61	TCL61			$\checkmark$			00H
FFFFF2A0H	Serial I/O shift register 0	SIO0			$\checkmark$			
FFFFF2A2H	Serial operation mode register 0	CSIM0		$\checkmark$	$\checkmark$			
FFFFF2A4H	Serial clock selection register 0	CSIS0			$\checkmark$			
FFFFF2B0H	Serial I/O shift register 1	SIO1			$\checkmark$			
FFFFF2B2H	Serial operation mode register 1	CSIM1		$\checkmark$	$\checkmark$			
FFFFF2B4H	Serial clock selection register 1	CSIS1			$\checkmark$			
FFFFF2D0H	Serial I/O shift register 3	SIO3			$\checkmark$			
FFFFF2D2H	Serial operation mode register 3	CSIM3		$\checkmark$	$\checkmark$			
FFFFF2D4H	Serial clock selection register 3	CSIS3			$\checkmark$			
FFFFF2E0H	Variable-length serial I/O shift register 4	SIO4				$\checkmark$		0000H
FFFFF2E2H	Variable-length serial control register 4	CSIM4		$\checkmark$	$\checkmark$			00H
FFFFF2E4H	Variable-length serial setting register 4	CSIB4		$\checkmark$	$\checkmark$			
FFFFF2E6H	Baud rate generator source clock selection register 4	BRGCN4			$\checkmark$			
FFFFF2E8H	Baud rate generator output clock selection register 4	BRGCK4			$\checkmark$			7FH
FFFFF300H	Asynchronous serial interface mode register 0	ASIM0		$\checkmark$	$\checkmark$			00H
FFFFF302H	Asynchronous serial interface status register 0	ASIS0	R	V	$\checkmark$			
FFFFF304H	Baud rate generator control register 0	BRGC0	R/W		$\checkmark$			
FFFFF306H	Transmission shift register 0	TXS0	W		$\checkmark$			FFH
FFFFF308H	Reception buffer register 0	RXB0	R		$\checkmark$			
FFFFF30EH	Baud rate generator mode control register 00	BRGMC00	R/W		$\checkmark$			00H
FFFFF310H	Asynchronous serial interface mode register 1	ASIM1		$\checkmark$	$\checkmark$			
FFFFF312H	Asynchronous serial interface status register 1	ASIS1	R	$\checkmark$	$\checkmark$			
FFFFF314H	Baud rate generator control register 1	BRGC1	R/W		$\checkmark$			
FFFFF316H	Transmission shift register 1	TXS1	W		$\checkmark$			FFH
FFFFF318H	Reception buffer register 1	RXB1	R		$\checkmark$			

**Note** Although the hardware status is initialized to 04H, 00H is read out if read.

								(6/7)
Address	Function Productor Namo	Symbol	R/W	Bit Units for		s for Manipulation		Aftor Pocot
Addless		Symbol	11/ VV	1 Bit	8 Bits	16 Bits	32 Bits	Allel Hesel
FFFFF31EH	Baud rate generator mode control register 10	BRGMC10	R/W		$\checkmark$			00H
FFFFF320H	Baud rate generator mode control register 01	BRGMC01			$\checkmark$			
FFFFF322H	Baud rate generator mode control register 11	BRGMC11			$\checkmark$			
FFFFF334H	Timer clock selection register 50	TCL50			$\checkmark$			
FFFFF336H	16-bit timer mode control register 50	TMC50		$\checkmark$	$\checkmark$			
FFFFF33AH	16-bit counter 5	TM5	R			$\checkmark$		0000H
FFFFF33CH	16-bit compare register 5	CR5	R/W			$\checkmark$		
FFFFF33EH	Timer clock selection register 51	TCL51			$\checkmark$			00H
FFFFF340H	IIC control register 0	IICC0		$\checkmark$	$\checkmark$			
FFFFF342H	IIC state register 0	IICS0	R	$\checkmark$	$\checkmark$			
FFFFF344H	IIC clock selection register 0	IICCL0	R/W	$\checkmark$	$\checkmark$			
FFFFF346H	Slave address register 0	SVA0			$\checkmark$			
FFFFF348H	IIC shift register 0	IIC0			$\checkmark$			
FFFFF34AH	IIC function expansion register 0	IICX0		$\checkmark$	$\checkmark$			
FFFFF34CH	IIC clock expansion register 0	IICCE0			$\checkmark$			
FFFFF360H	Watch timer mode control register	WTNM		$\checkmark$	$\checkmark$			
FFFFF364H	Watch timer clock selection register	WTNCS			$\checkmark$			
FFFFF36CH	Correction control register	CORCN		$\checkmark$	$\checkmark$			
FFFFF36EH	Correction request register	CORRQ		$\checkmark$	$\checkmark$			
FFFFF370H	Correction address register 0	CORAD0					$\checkmark$	00000000H
FFFFF374H	Correction address register 1	CORAD1					$\checkmark$	
FFFFF378H	Correction address register 2	CORAD2					$\checkmark$	
FFFFF37CH	Correction address register 3	CORAD3					$\checkmark$	
FFFFF380H	Oscillation stabilization time selection register	OSTS			$\checkmark$			Note 1
FFFF582H	Watchdog timer clock selection register	WDCS			$\checkmark$			00H
FFFF384H	Watchdog timer mode register	WDTM		$\checkmark$	$\checkmark$			
FFFF58EH	DMA trigger expansion register	DMAS		$\checkmark$	$\checkmark$			
FFFFF3A0H	16-bit timer register 7	TM7	R			$\checkmark$		0000H
FFFFF3A2H	Capture/compare register 70	CR70	Note 2			$\checkmark$		
FFFFF3A4H	Capture/compare register 71	CR71				$\checkmark$		
FFFFF3A6H	Prescaler mode register 70	PRM70	R/W		$\checkmark$			00H
FFFFF3A8H	16-bit timer mode control register 7	TMC7		$\checkmark$	$\checkmark$			

**Notes 1.** 01H: μPD703075AY, 703076AY, 703078AY, 703079AY, 70F3079AY 04H: μPD703078Y, 703079Y, 70F3079Y

2. In compare mode: R/W In capture mode: R
|           |  |        |     |              |              |              |         | (7/7)       |
|-----------|--|--------|-----|--------------|--------------|--------------|---------|-------------|
| Addross   | Function Desister Name                           | Symbol |     | Bit L        | Inits for    | ation        |         |             |
| Address   |  | Symbol |     | 1 Bit        | 8 Bits       | 16 Bits      | 32 Bits | Aller Hesel |
| FFFFF3AAH | Capture/compare control register 7               | CRC7   | R/W | $\checkmark$ | $\checkmark$ |              |         | 00H         |
| FFFFF3ACH | 16-bit timer output control register 7           | TOC7   |     | $\checkmark$ | $\checkmark$ |              |         |             |
| FFFFF3AEH | Prescaler mode register 71                       | PRM71  |     |              | $\checkmark$ |              |         |             |
| FFFFF3C0H | A/D converter mode register 1                    | ADM1   |     | $\checkmark$ | $\checkmark$ |              |         |             |
| FFFFF3C2H | Analog input channel specification register      | ADS    |     | $\checkmark$ | $\checkmark$ |              |         |             |
| FFFFF3C4H | A/D conversion result register                   | ADCR   | R   |              |              | $\checkmark$ |         | 0000H       |
| FFFFF3C6H | A/D conversion result register H (higher 8 bits) | ADCRH  |     |              | $\checkmark$ |              |         | 00H         |
| FFFFF3C8H | A/D converter mode register 2                    | ADM2   | R/W | $\checkmark$ | $\checkmark$ |              |         |             |
| FFFFF3D0H | Key return mode register                         | KRM    |     | $\checkmark$ | $\checkmark$ |              |         |             |
| FFFFF3D4H | Noise elimination control register               | NCC    |     |              | $\checkmark$ |              |         |             |

#### 3.4.9 Specific registers

Specific registers are registers that are protected from being written with illegal data due to erroneous program execution, etc. The write access of these specific registers is executed in a specific sequence, and if abnormal store operations occur, the system status register (SYS) is notified. The V850/SF1 has two specific registers, the power save control register (PSC) and processor clock control register (PCC). For details of the PSC register, refer to **4.3.1** (2) Power save control register (PSC), and for details of the PCC register, refer to **4.3.1** (1) Processor clock control register (PCC).

The following sequence shows data setting in the specific registers.

- <1> Disable DMA operation.
- <2> Set the PSW NP bit to 1 (interrupt disabled).
- <3> Write any 8-bit data in the command register (PRCMD).
- <4> Write the set data in the specific registers (by the following instructions).
  - Store instruction (ST/SST instruction)
  - Bit manipulation instruction (SET1/CLR1/NOT1 instruction)
- <5> Return the PSW NP bit to 0 (interrupt disable canceled).
- <6> If necessary, enable DMA operation.

No special sequence is required when reading the specific registers.

Cautions 1. If an interrupt request or a DMA request is acknowledged between the time PRCMD is generated (<3>) and the specific register write operation (<4>) that follows immediately after, the write operation to the specific register is not performed and a protection error (PRERR bit of SYS register = 1) may occur. Therefore, set the NP bit of PSW to 1 (<2>) to disable the acknowledgement of INT/NMI or to disable DMA transfer.

The above also applies when a bit manipulation instruction is used to set a specific register. A description example is given below.

#### [Description example]: In case of PCC register

LDSR	rX.5	;	NP bit = 1
ST.B	r0, PRCMD[r0]	;	Write to PRCMD
ST.B	rD, PCC[r0]	;	PCC register setting
LDSR	rY, 5	;	NP bit = $0$
	•		
	•		

**Remark** The above example assumes that rD (PCC set value), rX (value to be written to PSW), and rY (value rewritten to PSW) are already set.

When saving the value of the PSW, the value of the PSW prior to setting the NP bit must be transferred to the rY register.

- 2. Always stop DMA prior to accessing specific registers.
- 3. If data is set to the PSC register to set IDLE mode or STOP mode, a dummy instruction needs to be inserted for correct execution of the routine after IDLE or STOP mode is released. For details, refer to 4.6 Cautions on Power Save Function.

## (1) Command register (PRCMD)

The command register (PRCMD) is used to prevent incorrect writing to the specific registers due to an inadvertent program loop when write-accessing the specific register.

This register can be written in 8-bit units. It becomes undefined in a read cycle.

The occurrence of illegal store operations can be checked by the PRERR bit of the SYS register.



## (2) System status register (SYS)

This register is allocated with status flags showing the operating state of the entire system. This register can be read/written in 8-bit or 1-bit units.



The operation conditions of PRERR flag are shown below.

#### (a) Set conditions (PRERR = 1)

- (1) When a write operation to a specific register took place in a state where the store instruction operation for the recent peripheral I/O was not a write operation to the PRCMD register.
- (2) When the first store instruction operation following a write operation to the PRCMD register is to any peripheral I/O register apart from specific registers.

#### (b) Reset conditions: (PRERR = 0)

- (1) When 0 is written to the PRERR flag of the SYS register.
- (2) At system reset.
- **Remarks 1.** If 0 is written to the PRERR bit immediately after a write operation to the PRCMD register, the PRERR bit is set to 1 (because the SYS register is not a specific register).
  - 2. If the PRCMD register is written again immediately after a write operation to the PRCMD register, the PRERR bit of the SYS register is set to 1 (because the SYS register is not a specific register).

# CHAPTER 4 CLOCK GENERATION FUNCTION

# 4.1 General

The clock generator is a circuit that generates the clock pulses that are supplied to the CPU and peripheral hardware. There are two types of system clock oscillators.

#### (1) Main clock oscillator

The main clock oscillator of V850/SF1 has an oscillation frequency of 2 to 16 MHz. Oscillation can be stopped by setting the STOP mode or by setting the processor clock control register (PCC). Oscillation is also stopped during a reset.

In the IDLE mode, supplying the peripheral clock to the clock timer only is possible. Therefore, in the IDLE mode, it is possible to operate the clock timer without using the subclock oscillator.

- Cautions 1. When the main clock oscillator is stopped by inputting a reset or setting the STOP mode, oscillation stabilization time is secured after the stop mode is released. This oscillation stabilization time is set via the oscillation stabilization time selection register (OSTS). The watchdog timer is used to count the oscillation stabilization time.
  - 2. If the main clock halt is released by clearing the MCK bit to 0 after the main clock is stopped by setting the MCK bit in the PCC register to 1, the oscillation stabilization time is not secured.

#### (2) Subclock oscillator

This circuit has an oscillation frequency of 32.768 kHz. Its oscillation is not stopped when the STOP mode is set, nor when a reset is input.

When the subclock oscillator is not used, the FRC bit in the processor clock control register (PCC) can be set to disable use of the internal feedback resistor. This enables the current consumption to be kept low in the STOP mode.

# 4.2 Configuration





# 4.3 Clock Output Function

This function outputs the CPU clock via the CLKOUT pin.

When clock output is enabled, the CPU clock is output via the CLKOUT pin. When it is disabled, a low-level signal is output via the CLKOUT pin.

Output is stopped in the IDLE or STOP mode (fixed to low level).

This function is controlled via the DCLK1 and DCLK0 bits in the PSC register.

A high-impedance status is set during the reset period. After reset is released, a low level is output.

# Caution While CLKOUT is being output, the CPU clock (CK2 to CK0 bits of PCC register) cannot be changed.

# 4.3.1 Control registers

# (1) Processor clock control register (PCC)

This is a specific register. It can be written to only when a specified combination of sequences is used (see **3.4.9 Specific registers**). This register can be read/written in 8-bit or 1-bit units.

After reset:	03H	R/W	Address: F	FFFF074H					
	7	6	5	4	3	2	1	0	
PCC	FRC	MCK	0	0	0	CK2	CK1	CK0	
		1							
	FRC		Se	election of intern	al feedback re	sistor for subcl	ock		
	0	Used							
	1	Not used							
	МСК		Operation of main clock						
	0	Operating	Operating						
	1	Stopped	Stopped						
	<u> </u>								
	CK2 <sup>Notes 1, 2</sup>	CK1	CK0		Sele	ection of CPU c	lock		
	0	0	0	fxx					
	0	0	1	fxx/2					
	0	1	0	fxx/4					
	0	1	1	fxx/8					
	1	Х	X X fxt (subclock)						
Note	<ul><li>s 1. It is reprint it is registe</li><li>2. Do not</li></ul>	ecommended r in 8-bit units set the STOF	to manipula , be sure no <sup>2</sup> mode when	ate CK2 in 1 ot to change th n the CPU is c	-bit units. He ne values of ( perating on t	owever, whe CK1 and CK0 the subclock (	n manipulat (CK2 = 1).	ing the PCC	
Caut	ions 1. Do r CLK 2. Ever stop 3. Be s	not change t OUT is being n if the MCP ped. The CP ure to set bit	he CPU clo g output. ( bit is set PU clock sto ts 5 to 3 to (	ock (the value to 1 during ops after the s D.	e of the CK2 main clock subclock is s	2 to CK0 in k operation, selected.	the PCC re	gister) while clock is no	
Rem	<b>ark</b> X: Eithe	er 0 or 1							

#### (a) Example of main clock operation $\rightarrow$ subclock operation setup

- <1> CK2 ← 1: Bit manipulation instructions are recommended. Do not change CK1 and CK0. <2> Subclock operation: The maximum number of the following instructions is required before subclock operation after the CK2 bit is set. (CPU clock frequency before setting/subclock frequency) × 2 Therefore, insert waits equivalent to this number by program.
- <3> MCK  $\leftarrow$  1: Only when the main clock is stopped.

#### (b) Example of subclock operation $\rightarrow$ main clock operation setup

- <1> MCK  $\leftarrow$  0: Main clock oscillation start
- <2> Insert waits by program and wait until the main clock oscillation stabilization time elapses.
- $\texttt{<3>} \quad CK2 \gets 0$
- <4> Main clock operation: It takes up to two instructions to start main clock operation after the CK2 bit is set.

# (2) Power save control register (PSC)

This is a specific register. It can be written to only when a specified combination of sequences is used. For details, see **3.4.9 Specific registers**.

This register can be read/written in 8-bit or 1-bit units.

fter reset:	C0H	R/W	Address: FI	FFF070H					
	7	6	5	4	3	2	1	0	
SC	DCLK1	DCLK0	0	0	0	IDLE	STP	0	
			•						
	DCLK1	DCLK0		Spe	cification of CL	KOUT pin oper	ation		
	0	0 0 Output enabled							
0 1 Note 1									
	1	0	Setting proh	Setting prohibited					
1 1 Output disabled (low-level output)									
		-							
IDLE IDLE mode setting									
	0	Normal mod	Normal mode						
	1	IDLE mode <sup>*</sup>	IDLE mode <sup>Note 2</sup>						
	STP		STOP mode setting						
	0	Normal mod	le						
	1	STOP mode	e <sup>Note 3</sup>						
Note	<ul> <li>s 1. • μPI</li> <li>μPI</li> <li>Hi-Z c</li> <li>2. When</li> <li>3. When</li> </ul>	0703078Y, 70 0703075AY, 7 annot be outp IDLE mode is STOP mode	3079Y, 70F3 03076AY, 70 ut from the in released, th is released, th	079Y: Setting 3078AY, 703 n-circuit emul is bit is autor his bit is autor	g prohibited 8079AY, 70F3 ator. natically rese matically rese	8079AY: Hi-Z t to 0. et to 0.	output		
Caut	ion The bi	ts in DCLK0 a	and DCLK1	should be m	anipulated i	n 8-bit units.			

# (3) Oscillation stabilization time selection register (OSTS)

This register can be read/written in 8-bit units.

$\begin{array}{c c c c c c c c c c c c c c c c c c c $		7	6	5	4	3	2	1	0
$ \begin{array}{ c c c c c c c } \hline OSTS2 & OSTS1 & OSTS0 & Selection of oscillation stabilization time \\ \hline Clock & f_{XX} \\ \hline 16 \text{ MHz} & 8 \text{ MHz} \\ \hline 0 & 0 & 0 & 2^{16}/f_{XX} & 4.10 \text{ ms} & 8.19 \text{ ms} \\ \hline 0 & 0 & 1 & 2^{18}/f_{XX} & 16.4 \text{ ms} & 32.8 \text{ ms} \\ \hline 0 & 1 & 0 & 2^{19}/f_{XX} & 32.8 \text{ ms} & 65.5 \text{ ms} \\ \hline 0 & 1 & 1 & 2^{20}/f_{XX} & 65.5 \text{ ms} & 131 \text{ ms} \\ \hline 1 & 0 & 0 & 2^{21}/f_{XX} & 131 \text{ ms} & 262 \text{ ms} \\ \hline \end{array} $	OSTS	0	0	0	0 0 OSTS2 OSTS1 OST				OSTS0
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $									
$ \begin{array}{ c c c c c c c } \hline Clock & & & & & & & & & & & & & & & & & & &$		OSTS2	OSTS1	OSTS0 Selection of oscillation stabilization time					
Image: Non-Stress of the system         Image: Non-Str					Clock fxx				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $						-	16 MHz	8	8 MHz
0         0         1         2 <sup>18</sup> /fxx         16.4 ms         32.8 ms           0         1         0         2 <sup>19</sup> /fxx         32.8 ms         65.5 ms           0         1         1         2 <sup>20</sup> /fxx         65.5 ms         131 ms           1         0         0         2 <sup>21</sup> /fxx         131 ms         262 ms		0	0	0	2 <sup>16</sup> /fxx		4.10 ms	8.19 ms	;
0         1         0         2 <sup>19</sup> /fxx         32.8 ms         65.5 ms           0         1         1         2 <sup>20</sup> /fxx         65.5 ms         131 ms           1         0         0         2 <sup>21</sup> /fxx         131 ms         262 ms		0	0	1	2 <sup>18</sup> /fxx 16.4 ms 32.8 ms				
0         1         1         2 <sup>20</sup> /fxx         65.5 ms         131 ms           1         0         0         2 <sup>21</sup> /fxx         131 ms         262 ms		0	1	0	2 <sup>19</sup> /fxx		32.8 ms	65.5 ms	;
1 0 0 2 <sup>21</sup> /fxx 131 ms 262 ms		0	1	1	2 <sup>20</sup> /fxx		65.5 ms	131 ms	
		1	0	0	2 <sup>21</sup> /fxx		131 ms	262 ms	
Other than above Setting prohibited									

## 4.4 Power Save Functions

## 4.4.1 General

This product provides the following power save functions.

These modes can be combined and switched to suit the target application, thus enabling the effective implementation of low-power systems.

#### (1) HALT mode

In this mode, the clock oscillator continues to operate but the CPU operating clock is stopped. A clock continues to be supplied for other on-chip peripheral functions to maintain operation of those functions. This enables the system's total power consumption to be reduced.

A dedicated instruction (the HALT instruction) is used to switch to HALT mode.

## (2) IDLE mode

This mode stops the entire system by stopping the CPU operating clock as well as the operating clock for on-chip peripheral functions while the clock oscillator is still operating. However, the subclock continues to operate and supplies a clock to the on-chip peripheral functions.

When this mode is canceled, there is no need for the oscillator to wait for the oscillation stabilization time, so normal operation can be resumed quickly.

When the IDLE bit in the power saving control register (PSC) is set (1), the system switches to IDLE mode.

#### (3) Software STOP mode

This mode stops the entire system by stopping the clock oscillator for the main clock. The subclock continues to be supplied to keep on-chip peripheral functions operating. If the subclock is not used, ultra-low-power-consumption mode (leakage current only) is set. STOP mode setting is prohibited if the CPU is operating via the subclock.

If the STP bit of the PSC register is set (1), the system enters STOP mode.

#### (4) Subclock operation

In this mode, the CPU clock is set to operate using the subclock and the MCK bit of the PCC register is set (1) to set low-power-consumption mode in which the entire system operates using only the subclock.

When HALT mode has been set, the CPU operating clock is stopped so that power consumption can be reduced. When IDLE mode has been set, the CPU operating clock and some peripheral functions (DMAC and BCU) are stopped to enable an even greater reduction in power consumption than when in HALT mode.

## 4.4.2 HALT mode

#### (1) Settings and operating states

In this mode, the clock oscillator continues to operate but the CPU operating clock is stopped. A clock continues to be supplied for other on-chip peripheral functions to maintain operation of those functions. When HALT mode is set while the CPU is idle, it enables the system's total power consumption to be reduced.

When in HALT mode, execution of programs is stopped but the contents of all registers and on-chip RAM are retained as they were just before HALT mode was set. In addition, all on-chip peripheral functions that do not depend on instruction processing by the CPU continue operating.

HALT mode can be set by executing the HALT instruction. It can be set when the CPU is operating via either the main clock or subclock.

The operating statuses in the HALT mode are listed in Table 4-1.

#### (2) Release of HALT mode

HALT mode can be released by an NMI request, an unmasked maskable interrupt request, or RESET input.

#### (a) Release by interrupt request

HALT mode is released regardless of the priority level when an NMI request or an unmasked maskable interrupt request occurs. However, the following occurs if HALT mode was set as part of an interrupt servicing routine.

- (i) When an interrupt request that has a lower priority level than the interrupt currently being serviced occurs, only HALT mode is released and the lower-priority interrupt request is not acknowledged. The interrupt request itself is retained.
- (ii) When an interrupt request (including NMI request) that has a higher priority level than the interrupt currently being serviced occurs, HALT mode is released and the interrupt request is acknowledged.

## (b) Release by RESET pin input

This is the same as for normal reset operations.

HALT N	Node Setting	When CPU Operat	When CPU Operates on Main Clock		hen CPU Operates on Subclock			
		When Subclock Does When Subclock When Main Clock			When Main Clock			
Item		Not Exist         Exists         Oscillation Continues			Oscillation Is Stopped			
CPU		Stopped						
ROM correction		Stopped						
Clock generator		Oscillation for main clock and subclock						
			lopped		O construction			
το-ωιταιτικτ (τινιυ)		Operating			INTWTNI is selected as count clock (fxr is selected for watch timer)			
16-bit timer (TM1)		Operating			Stopped			
16-bit timer (TM2	2)	Operating	perating					
16-bit timer (TM3	3)	Operating		Stopped				
16-bit timer (TM4	)	Operates when other than $f_{xT}$ is selected as count clock	Operating		Operates when fxT is selected as count clock			
16-bit timer (TM5	i)	Operates when other than fxT is selected as count clock	Operating		Operates when fxr is selected as count clock			
16-bit timer (TM6	i)	Operating			Stopped			
16-bit timer (TM7	.)	Operating			Stopped			
Watch timer		Operates when main clock is selected as count clock	n main Operating d as		Operates when fxr is selected as count clock			
Watchdog timer		Operating (interval timer only)						
Serial interface	CSI0, CSI1, CSI3	Operating			Operates when external clock is selected as serial clock			
	l <sup>2</sup> C0	Operating			Stopped			
	UART0, UART1	Operating			Operates when external clock is selected as baud rate clock			
	CSI4	Operating		Operates when external clock is selected as serial clock				
FCAN1, FCAN2 <sup>N</sup>	lote	Operating			Stopped			
A/D converter		Operating			Stopped			
DMA0 to DMA5		Operating						

# Table 4-1. Operating Statuses in HALT Mode (1/2)

Note Available only for the  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y.

H	ALT Mode Setting	When CPU Operat	es on Main Clock	When CPU Operates on Subclock			
Item		When Subclock Does Not Exist	When Subclock Exists	When Main Clock Oscillation Continues	When Main Clock Oscillation Is Stopped		
Port function		Held					
External bus interface		Only bus hold function op	perates				
External	NMI	Operating					
interrupt	INTP0 to INTP3	Operating	Operating				
requests	INTP4 and INTP5	Operating Stopped					
	INTP6	Operates when other than fxT is selected for noise eliminator	Operating		Operates when fxT is selected for noise eliminator		
Key return f	unction	Operating					
In	AD0 to AD15	High impedance <sup>Note</sup>					
external	A16 to A21	Held <sup>Note</sup> (high impedance	when $\overline{\text{HLDAK}} = 0$ )				
mode	LBEN, UBEN	Held <sup>Note</sup> (high impedance when $\overline{\text{HLDAK}} = 0$ )					
	R/W	High level output <sup>Note</sup> (high impedance when $\overline{HLDAK} = 0$ )					
	DSTB						
	ASTB						
	HLDAK	Operating					

# Table 4-1. Operating Statuses in HALT Mode (2/2)

**Note** Even when the HALT instruction has been executed, the instruction fetch operation continues until the on-chip instruction prefetch queue becomes full. Once it is full, operation stops in the state shown in Table 4-1.

## 4.4.3 IDLE mode

## (1) Settings and operating states

This mode stops the entire system except the watch timer by stopping the on-chip main clock supply while the clock oscillator is still operating. Supply of the subclock continues. When this mode is released, there is no need for the oscillator to wait for the oscillation stabilization time, so normal operation can be resumed quickly.

When in IDLE mode, program execution is stopped and the contents of all registers and internal RAM are retained as they were just before IDLE mode was set. In addition, on-chip peripheral functions are stopped (except for peripheral functions that are operating with the subclock). External bus hold requests (HLDRQ) are not acknowledged.

When the IDLE bit of the power save control register (PSC) is set (1), the system switches to IDLE mode. The operating statuses in IDLE mode are listed in Table 4-2.

# (2) Release of IDLE mode

IDLE mode can be released by a non-maskable interrupt, an unmasked maskable interrupt request output from an operable on-chip peripheral I/O, or RESET input.

	DLE Mode Settings	When Subclock Exists	When Subclock Does Not Exist				
Item							
CPU		Stopped					
ROM correct	tion	Stopped					
Clock generator		Both main clock and subclock oscillating Clock supply to CPU and on-chip peripheral function	Both main clock and subclock oscillating Clock supply to CPU and on-chip peripheral functions is stopped				
16-bit timer (TM0)		Operates when INTWTNI is selected as count clock ( $f_{XT}$ is selected for watch timer)	Stopped				
16-bit timer (	(TM1)	Stopped					
16-bit timer (	(TM2)	Stopped					
16-bit timer (TM3)		Stopped					
16-bit timer (TM4)		Operates when $f_{\mbox{\scriptsize xT}}$ is selected as count clock	Stopped				
16-bit timer (TM5)		Operates when $f_{XT}$ is selected as count clock	Stopped				
16-bit timer (	(TM6)	Stopped					
16-bit timer (TM7)		Stopped					
Watch timer		Operating					
Watchdog tir	ner	Stopped					
Serial interface         CSI0, CSI1, CSI3         Operates when external clock is selected as serial clock		clock					
l <sup>2</sup> C0		Stopped					
UART0, Operates only for transmission when external clock is selected as baud ra UART1		k is selected as baud rate clock					
CSI4		Operates when external clock is selected as serial clock					
FCAN1, FCA	AN2 <sup>Note</sup>	Stopped					
A/D converte	er	Stopped					
DMA0 to DM	1A5	Stopped					
Port function	l	Held					

## Table 4-2. Operating Statuses in IDLE Mode (1/2)

**Note** Available only in the  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y.

	DLE Mode Settings	When Subclock Exists	When Subclock Does Not Exist
Item			
External bus	s interface	Stopped	
External	NMI	Operating	
interrupt	INTP0 to INTP3	Operating	
requests	INTP4 and INTP5	Stopped	
	INTP6	Operates when $f_{XT}$ is selected as sampling clock	Stopped
Key return fu	inction	Operating	
In	AD0 to AD15	High impedance	
external	A16 to A21		
mode	LBEN, UBEN		
	R/W		
	DSTB		
	ASTB		
	HLDAK		

# Table 4-2. Operating Statuses in IDLE Mode (2/2)

#### 4.4.4 Software STOP mode

#### (1) Settings and operating states

This mode stops the entire system by stopping the main clock oscillator supplying the internal main clock. The subclock oscillator continues operating and the internal subclock supply is continued.

If the FRC bit in the processor clock control register (PCC) is set (1) when the subclock oscillator is used, the subclock oscillator's on-chip feedback resistor is cut. This sets ultra-low-power-consumption mode, in which the only current is the device's leakage current.

In this mode, program execution is stopped and the contents of all registers and internal RAM are retained as they were just before software STOP mode was set. On-chip peripheral functions are also stopped (but peripheral functions operating on the subclock are not stopped). The external bus hold request (HLDRQ) is not acknowledged.

This mode can be set only when the main clock is being used as the CPU clock. This mode is set when the STP bit in the power save control register (PSC) has been set to 1.

Do not set this mode when the subclock has been selected as the CPU clock.

The operating statuses for software STOP mode are listed in Table 4-3.

Caution In order to reduce the current consumption in software STOP mode, be sure to initialize the FCAN settings as described below, regardless of the use of FCAN.

<1> Set the GOM bit of the CGST register to "1" (set GOM = 1, clear GOM = 0)

<2> Set the SMNO1 and SMNO0 bits of the CGMSS register to "01"

<3> Set the GOM bit of the CGST register to "0" (set GOM = 0, clear GOM = 1)

For details of FCAN settings, refer to CHAPTER 18 FCAN CONTROLLER.

#### (2) Release of software STOP mode

Software STOP mode can be released by a non-maskable interrupt, an unmasked maskable interrupt request output from an operable on-chip peripheral I/O, or RESET input.

When the STOP mode is released, oscillation stabilization time must be secured.

STOP Mode Settings		When Subclock Exists	When Subclock Does Not Exist				
Item							
CPU		Stopped					
ROM corre	ection	Stopped					
Clock gene	rator	Oscillation for main clock is stopped and oscillation for Clock supply to CPU and on-chip peripheral functions	r subclock continues is stopped				
16-bit timer (TM0)		Operates when INTWTNI is selected as count clock (fxT is selected as count clock for watch timer)					
16-bit timer (TM1)		Stopped					
16-bit timer	r (TM2)	Stopped					
16-bit timer	r (TM3)	Stopped					
16-bit timer	r (TM4)	Operates when $f_{\text{XT}}$ is selected as count clock	Stopped				
16-bit timer	r (TM5)	Operates when $f_{\text{XT}}$ is selected as count clock	Stopped				
16-bit timer	r (TM6)	Stopped					
16-bit timer	r (TM7)	Stopped					
Watch time	¥r	Operates when $f_{\text{XT}}$ is selected as count clock	Stopped (operation disabled)				
Watchdog timer		Stopped					
Serial interface	CSI0, CSI1, CSI3	Operates when external clock is selected as serial clock	ck				
	l <sup>2</sup> C0	Stopped					
	UART0, UART1	Operates only for transmission when external clock is	selected as baud rate clock				
CSI4		Operates when external clock is selected as serial clock					
FCAN1, FC	CAN2 <sup>Note</sup>	Stopped					
A/D conver	rter	Stopped					
DMA0 to D	MA5	Stopped					
Port function	on	Held					
External bu	us interface	Stopped					
External	NMI	Operating					
interrupt	INTP0 to INTP3	Operating					
requests	INTP4 and INTP5	Stopped					
	INTP6	Operates when fxr is selected as sampling clock S	itopped				
Key return f	function	Operating					
In	AD0 to AD15	High impedance					
external	A16 to A21						
expansion mode	LBEN, UBEN						
mode	B/W						
	DSTB						
	ASTR						
	HLDAK						

# Table 4-3. Operating Statuses in Software STOP Mode

Note Available only in the  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y.

## 4.5 Oscillation Stabilization Time

The following shows the methods for specifying the length of oscillation stabilization time required to stabilize the oscillator following release of STOP mode.

#### (1) Release by non-maskable interrupt or by unmasked maskable interrupt request

STOP mode is released by a non-maskable interrupt or an unmasked maskable interrupt request. When an interrupt is input, the counter (watchdog timer) starts counting and the count time is the length of time that must elapse until the oscillator's clock output stabilizes.

The oscillation stabilization time is set by the oscillation stabilization time selection register (OSTS).

Oscillation stabilization time = WDT count time

After the specified amount of time has elapsed, system clock output starts and processing branches to the interrupt handler address.



## Figure 4-2. Oscillation Stabilization Time

# (2) Use of RESET pin to secure time (RESET pin input)

For securing time using the RESET pin, refer to CHAPTER 14 RESET FUNCTION.

The oscillation stabilization time is as follows in accordance with the value of the OSTS register after reset, which differs depending on the device.

2<sup>18</sup>/fxx: μPD703075AY, 703076AY, 703078AY, 703079AY, 70F3079AY

2<sup>21</sup>/fxx: μPD703078Y, 703079Y, 70F3078AY

#### 4.6 Cautions on Power Save Function

#### (1) When executing an instruction on the internal ROM

To set the power save mode (IDLE or STOP mode) during execution of an instruction on the internal ROM, NOP instructions must be inserted as dummy instructions to execute the routine after the power save mode is released. The sequence for setting the power save mode is as follows.

- <1> Disable DMA operation.
- <2> Disable interrupts (set NP bit of PSW to 1).
- <3> Write an arbitrary 8-bit data to the command register (PRCMD).
- <4> Write the setting data to the PSC register (using the following instructions).
  - Store instruction (ST/SST instruction)
  - Bit manipulation instruction (SET1/CLR1/NOT1 instruction)
- <5> Enable interrupts (clear NP bit of PSW to 0).
- <6> Insert NOP instructions (two or five instructions).
- <7> If DMA operation is needed, enable DMA operation.
- Cautions 1. Insert two NOP instructions if the value of the ID bit of the PSW is not changed by executing the instruction that clears the NP bit to 0 (<5>), and if changed, insert five NOP instructions (<6>).

The following shows an example of description.

#### [Description example]

```
LDSR rX,5
                         ;NP bit = 1
ST.B
      r0,PRCMD[r0]
                         ;write to PRCMD
ST.B
     rD,PSC[r0]
                         ;set PSC register
      rY,5
                         ;NP bit = 0
LDSR
NOP
                         ;Dummy instructions(2 or 5 instructions)
        ÷
NOP
(next instruction)
                         ; execution routine after IDLE/STOP mode released
        :
```

**Remark** The above example assumes that rD (PSC set value), rX (value to be written to PSW), and rY (value rewritten to PSW) are already set.

To save the PSW value, transfer the PSW value before setting the NP bit to the rY register.

 The instructions (<5> enable interrupt, <6> NOP instruction) following the store instruction (<4>) for the PSC register that is used to set IDLE mode or STOP mode are executed before the power save mode is entered.

## (2) When executing an instruction on the external ROM

If the V850/SF1 is used under the following conditions, a discrepancy occurs between the address indicated by the program counter (PC) and the address at which an instruction is actually read after the power save mode is released.

This may result in the CPU ignoring a 4- or 8-byte instruction from between 4 bytes and 16 bytes after an instruction is executed to write to the PSC register, which could in turn result in the execution of an erroneous instruction.

# Caution A PC discrepancy occurs only when all the conditions (i) to (iii) in [Conditions] below are met. It does not occur if even one condition is not met.

## [Conditions]

- (i) Setting of power save mode (IDLE mode or STOP mode) while an instruction is being executed on external ROM
- (ii) Release of power save mode as the result of an interrupt request
- (iii) Execution of the next instruction when an interrupt request is held pending following release of the power save mode

Conditions for interrupt request to be held pending:

- When NP flag of PSW register is "1" (NMI servicing in progress/set by software)
- When ID flag of PSW register is "1" (interrupt request servicing in progress/DI instruction/set by software)
- When an interrupt enable (EI) state occurs during interrupt request servicing, but this state is cleared by an interrupt request with the same or lower priority

Therefore, use the V850/SF1 under the following conditions.

# [Usage Conditions]

- Do not use a power save mode (IDLE mode or STOP mode) during instruction execution on external ROM.
- (ii) If it is necessary to use a power save mode during instruction execution on external ROM, implement the following software measures.
  - Insert 6 NOP instructions 4 bytes after an instruction that writes to the PSC register.
  - After the NOP instructions, insert a BR\$+2 instruction to cancel the PC discrepancy.

# [Workaround program example]

rX,5	;Sets rX value to PSW			
r0,PRCMD[r0]	;Writes to PRCMD			
rD,PSC[r0]	;Sets PSC register			
rY,5	;Returns PSW value			
	;6 or more NOP instructions			
-2	;Cancels PC discrepancy			
<b>Remark</b> It is assumed that rD (PSC setting value), rX (value written to PSW), and rY (value written back to PSW) have been set.				
	rX, 5 r0, PRCMD[r0] rD, PSC[r0] rY, 5 2 2 3 It is assumed that rD back to PSW) have b			

# **CHAPTER 5 PORT FUNCTION**

# 5.1 Port Configuration

The V850/SF1 includes 84 port pins from ports 0 to 11, of which 72 are I/O pins and 12 are input only pins. There are three pin I/O buffer power supplies: ADCV<sub>DD</sub>, PORTV<sub>DD</sub>, and V<sub>DD0</sub>, which are described below.

Power Supply	Corresponding Pins
	P70 to P77, P80 to P83
PORTVDD	P01 to P07, P10 to P15, P20 to P27, P30 to P34, P40 to P47, P50 to P57, P60 to P65, P90 to P96, P100 to P107, P110 to P117
VDD0	P00, RESET, CLKOUT

## Table 5-1. Pin I/O Buffer Power Supplies

## 5.2 Port Pin Functions

## 5.2.1 Port 0

Port 0 is an 8-bit I/O port for which I/O settings can be controlled in 1-bit units.

When using P00 to P04 as the NMI or INTP0 to INTP3 pins, noise is eliminated by an analog noise eliminator.

When using P05 to P07 as the INTP4/ADTRG, INTP5, and INTP6 pins, noise is eliminated by a digital noise eliminator.

After reset:	00H	R/W		Address: FFF	FF000H					
	7	6	5	4	3	2	1	0		
P0	P07	P06	P05	P04	P03	P02	P01	P00		
		-								
	P0n		Co	ntrol of output of	data (in output	mode) (n = 0 t	o 7)			
	0	Output 0								
	1	Output 1								
Remark	In input mod	<ul> <li>e: When the P0 register is read, the pin levels at that time are read. Writing to I writes the values to that register. This does not affect the input pins.</li> <li>de: When the P0 register is read, the values of P0 are read. Writing to P0 writes the values to that register, and those values are immediately output.</li> </ul>								

Port 0 includes the following alternate functions.

Pin N	Name	Alternate Function	I/O	PULL <sup>Note</sup>	Remark
Port 0	P00	NMI		No	Analog noise elimination
	P01 INTP0				
	P02	P02 INTP1			
	P03 INTP2				
	P04	INTP3			
	P05 INTP4/ADTRG				Digital noise elimination
	P06 INTP5				
	P07	INTP6			

# Table 5-2. Port 0 Alternate-Function Pins

Note Software pull-up function

#### (1) Function of P0 pins

Port 0 is an 8-bit I/O port for which I/O settings can be controlled in 1-bit units. I/O settings are controlled via the port 0 mode register (PM0).

In output mode, the values set to each bit are output to port 0 (P0). When using this port in output mode, either the valid edge of each interrupt request should be made invalid or each interrupt request should be masked (except for NMI requests).

When using this port in input mode, the pin statuses can be read by reading P0. Also, the values of P0 (output latch) can be read by reading P0 while in output mode.

The valid edges of NMI and INTP0 to INTP6 are specified via rising edge specification register 0 (EGP0) and falling edge specification register 0 (EGN0).

When a reset is input, the settings are initialized to input mode. Also, the valid edge of each interrupt request becomes invalid (NMI and INTP0 to INTP6 do not function immediately after reset).

#### (2) Noise elimination

#### (a) Elimination of noise from NMI and INTP0 to INTP3 pins

An on-chip noise eliminator is provided that uses analog delay to eliminate noise. Consequently, if a signal having a constant level is input for longer than a specified time to these pins, it is detected as a valid edge. Such edge detection occurs only after the specified amount of time.

#### (b) Elimination of noise from INTP4 to INTP6 and ADTRG pins

A digital noise eliminator is provided on chip.

This circuit uses digital sampling. A pin's input level is detected using a sampling clock ( $f_{xx}$ ), and noise elimination is performed for the INTP4, INTP5, and ADTRG pins if the same level is not detected three times consecutively. The noise-elimination width can be changed for the INTP6 pin (see **7.3.8 (3) Noise elimination of INTP6 pin**).

Cautions 1. If the input pulse width is 2 to 3 clocks, whether it will be detected as a valid edge or eliminated as noise is undefined.

To ensure correct detection of the valid edge, constant-level input is required for 3 clocks or more.

- 2. If noise is occurring in synchronization with the sampling clock, it may not be recognized as noise. In such cases, attach a filter to the input pins to eliminate the noise.
- 3. Noise elimination is not performed when these pins are used as an ordinary input port.

## (3) Control registers

## (a) Port 0 mode register (PM0)

PM0 can be read/written in 8-bit or 1-bit units.

After reset:	FFH R/W Address: FFFF020H									
	7	6	5	4	3	2	1	0		
PM0	PM07	PM06	PM05	PM04	PM03	PM02	PM01	PM00		
	PM0n		Control of I/O mode ( $n = 0$ to 7)							
	0	Output mode	Output mode							
	1	Input mode	nput mode							

#### (b) Rising edge specification register 0 (EGP0)

EGP0 can be read/written in 8-bit or 1-bit units.

After reset:	00H	R/W		Address: FFF	FF0C0H			
	7	6	5	4	3	2	1	0
EGP0	EGP07	EGP06	EGP05	EGP04	EGP03	EGP02	EGP01	EGP00
		•						
	EGP0n			Control of risir	ig edge detecti	on (n = 0 to 7)		
	0	Interrupt req	uest signal did	not occur at ris	sing edge			
	1	Interrupt req	uest signal oco	curred at rising	edge			
	<b>Remark</b> n n	= 0: Co = 1 to 7: Co	ntrol of NMI   ntrol of INTP	pin 0 to INTP6 pi	ns			

# (c) Falling edge specification register 0 (EGN0)

EGN0 can be read/written in 8-bit or 1-bit units.



## (4) Block diagram (Port 0)



Figure 5-1. Block Diagram of P00 to P07

# 5.2.2 Port 1

Port 1 is a 6-bit I/O port for which I/O settings can be controlled in 1-bit units. Bits 0 and 2 are selectable as normal outputs or N-ch open-drain outputs.

After reset:	00H	R/W		Address: FFF	FF002H			
	7	6	5	4	3	2	1	0
P1	0	0	P15	P14	P13	P12	P11	P10
	P1n		Co	ntrol of output of	data (in output	mode) (n = 0 t	o 5)	
	0	Output 0						
	1	Output 1						
Remark	In input mod In output mo	le: Wr wri wde: Wr wri	ten P1 is read tes the values ten P1 is read tes the values	d, the pin leve s to that regis d, the values s to that regis	els at that time ter. This doe of P1 are rea ter, and those	e are read. V es not affect t d. Writing to e values are	Vriting to P1 he input pins P1 immediately	s. output.

Port 1 includes the following alternate functions.

Table 5-3. Port 1 Alternate-Function Pins

Pin N	lame	Alternate Function	I/O	PULL <sup>Note</sup>	Remark
Port 1	P10	SI0/SDA0		No	Selectable as N-ch open-drain output
	P11	11 SO0			_
	P12	SCK0/SCL0			Selectable as N-ch open-drain output
	P13	SI1/RXD0			-
	P14	SO1/TXD0			
	P15	SCK1/ASCK0			

**Note** Software pull-up function

## (1) Function of P1 pins

Port 1 is a 6-bit I/O port for which I/O settings can be controlled in 1-bit units. I/O settings are controlled via the port 1 mode register (PM1).

In output mode, the values set to each bit are output to port 1 (P1). The port 1 function register (PF1) can be used to specify whether P10 and P12 are normal outputs or N-ch open-drain outputs.

When using this port in input mode, the pin statuses can be read by reading P1. Also, the values of P1 (output latch) can be read by reading P1 while in output mode.

Clear P1 and the PM1 register to 0 when using alternate-function pins as outputs. The logical sum (ORed result) of the port output and the alternate-function pin is output from the pins.

When a reset is input, the settings are initialized to input mode.

#### (2) Control registers

#### (a) Port 1 mode register (PM1)

PM1 can be read/written in 8-bit or 1-bit units.

After reset:	3FH	R/W		Address: FFF	FF022H			
	7	6	5	4	3	2	1	0
PM1	0	0	PM15	PM14	PM13	PM12	PM11	PM10
	PM1n			Control	of I/O mode (n	= 0 to 5)		
	0	Output mode	9					
	1	Input mode						

## (b) Port 1 function register (PF1)

PF1 can be read/written in 8-bit or 1-bit units.

After reset:	00H	R/W		Address: FFF	FF0A2H						
	7	6	5	4	3	2	1	0			
PF1	0	0	0	0	0	PF12	0	PF10			
	PF1n		Contro	l of normal out	put/N-ch open-	drain output (n	= 0, 2)				
	0	Normal output	Normal output								
	1	N-ch open-d	-ch open-drain output								
	<u>a</u>										

# (3) Block diagram (Port 1)



Figure 5-2. Block Diagram of P10 and P12



Figure 5-3. Block Diagram of P11 and P13 to P15

# 5.2.3 Port 2

Port 2 is an 8-bit I/O port for which I/O settings can be controlled in 1-bit units.

After reset:	00H	R/W		Address: FFF	FF004H						
	7	6	5	4	3	2	1	0			
P2	P27	P26	P25	P24	P23	P22	P21	P20			
	P2n		Co	ntrol of output of	lata (in output	mode) (n = 0 t	o 7)				
	0	Output 0									
	1	Output 1									
Remark	In input mod In output mo	le: Wr val ode: Wr tha	When P2 is read, the pin levels at that time are read. Writing to P2 write values to that register. This does not affect the input pins. When P2 is read, the values of P2 are read. Writing to P2 writes the valu that register, and those values are immediately output.								

Port 2 includes the following alternate functions.

## Table 5-4. Port 2 Alternate-Function Pins

Pin N	lame	Alternate Function	I/O	PULL <sup>Note</sup>	Remark
Port 2	P20	SI3/RXD1	I/O	No	-
	P21	SO3/TXD1			
	P22	SCK3/ASCK1			
	P23	SI4			
	P24	SO4			
	P25	SCK4			
	P26	-			
	P27	_			

**Note** Software pull-up function

## (1) Function of P2 pins

Port 2 is an 8-bit I/O port for which I/O settings can be controlled in 1-bit units. I/O settings are controlled via the port 2 mode register (PM2).

In output mode, the values set to each bit are output to port 2 (P2).

When using this port in input mode, the pin statuses can be read by reading P2. Also, the values of P2 (output latch) can be read by reading P2 while in output mode.

Clear P2 and the PM2 register to 0 when using alternate-function pins as outputs. The logical sum (ORed result) of the port output and the alternate-function pin is output from the pins.

When a reset is input, the settings are initialized to input mode.

# (2) Control register

## (a) Port 2 mode register (PM2)

PM2 can be read/written in 8-bit or 1-bit units.

After reset:	FFH	R/W Address: FFFF024H								
	7	6	5	4	3	2	1	0		
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20		
	PM2n			Control	of I/O mode (n	= 0 to 7)				
	0	Output mode	9							
	1	Input mode								



Figure 5-4. Block Diagram of P20 to P25

Figure 5-5. Block Diagram of P26 and P27



# 5.2.4 Port 3

Port 3 is a 5-bit I/O port for which I/O settings can be controlled in 1-bit units.

When using P30 to P33 as the TI2 to TI5 pins, noise is eliminated by a digital eliminator.

After reset:	00H	R/W		Address: FFF	FF006H			
	7	6	5	4	3	2	1	0
P3	0	0	0	P34	P33	P32	P31	P30
	P3n		Co	ntrol of output of	data (in output	mode) (n = 0 t	o 4)	
	0	Output 0						
	1	Output 1						
Remark	In input mod In output mo	e: Wh writ ode: Wh tha	en P3 is ro tes the values en P3 is rea t register, and	ead, the pin s to that regis d, the values d those value	tevels at t ter. This doe of P3 are re s are immedi	that time ar as not affect t ad. Writing ately output.	e read. W he input pins to P3 writes	Vriting to P3 3. the values to

Port 3 includes the following alternate functions.

Table 5-5.	Port 3	Alternate-F	unction	Pins

Pin I	Pin Name Alternate Function		I/O	PULL Note	Remark
Port 3	P30	TI2/TO2	I/O	No	Digital noise elimination
	P31	TI3/TO3			
	P32	TI4/TO4			
	P33	TI5/TO5			
	P34	VM45/TI71			_

**Note** Software pull-up function

# (1) Function of P3 pins

Port 3 is a 5-bit I/O port for which I/O settings can be controlled in 1-bit units. I/O settings are controlled via the port 3 mode register (PM3).

In output mode, the values set to each bit are output to port 3 (P3).

When using this port in input mode, the pin statuses can be read by reading P3. Also, the values of P3 (output latch) can be read by reading P3 while in output mode.

When using the alternate function as TI2 to TI5 pins, noise is eliminated by the digital noise eliminator (same as the digital noise eliminator for port 0).

Clear P3 and the PM3 register to 0 when using alternate-function pins as outputs. The logical sum (ORed result) of the port output and the alternate-function pin is output from the pins.

When using the alternate-function VM45 pin, set this port via the VM45 control register (VM45C). In this case, be sure to set P34 and PM34 to 0.

When a reset is input, the settings are initialized to input mode.

# (2) Control register

Г

## (a) Port 3 mode register (PM3)

PM3 can be read/written in 8-bit or 1-bit units.

FH	R/W Address: FFFF026H						
7	6	5	4	3	2	1	0
0	0	0	PM34	PM33	PM32	PM31	PM30
PM3n	Control of I/O mode (n = 0 to 4)						
0	Output mode						
1	Input mode						
	FH 7 0 PM3n 0 1	FH R/W 7 6 0 0 PM3n 0 Output mode 1 Input mode	FH     R/W       7     6     5       0     0     0       PM3n	FH  R/W  Address: FFF    7  6  5  4    0  0  0  PM34      PM3n  Control of    0  Output mode    1  Input mode	FH     R/W     Address: FFFF026H       7     6     5     4     3       0     0     0     PM34     PM33       PM3n       Control of I/O mode (n       0     Output mode       1     Input mode	FH     R/W     Address: FFFF026H       7     6     5     4     3     2       0     0     0     PM34     PM33     PM32       PM3n     Control of I/O mode (n = 0 to 4)       0     Output mode     1     Input mode	FH     R/W     Address: FFFF026H       7     6     5     4     3     2     1       0     0     0     PM34     PM33     PM32     PM31       PM3n       Control of I/O mode (n = 0 to 4)       0     Output mode       1     Input mode

# (3) Block diagram (Port 3)



Figure 5-6. Block Diagram of P30 to P34

# 5.2.5 Ports 4 and 5

Ports 4 and 5 are 8-bit I/O ports for which I/O settings can be controlled in 1-bit units.

After reset:	00H	R/W Address: FFFF008H, FFFF00AH								
	7	6	5	4	3	2	1	0		
Pn	Pn7	Pn6	Pn5	Pn4	Pn3	Pn2	Pn1	Pn0		
(n = 4, 5)										
	Pnx		Control of output data (in output mode) (n = 4, 5, x = 0 to 7)							
	0	Output 0	Output 0							
	1	Output 1								
Remark	<ul> <li>In input mode: When P4 and P5 are read, the pin levels at that time are read. Writing to P4 and P5 writes the values to those registers. This does not affect the input pins.</li> <li>In output mode: When P4 and P5 are read, their values are read. Writing to P4 and P5 writes the values to those registers, and those values are immediately output.</li> </ul>									

Ports 4 and 5 include the following alternate functions.

Pin Name		Alternate Function	I/O	PULL <sup>Note</sup>	Remark
Port 4	P40	AD0	I/O	No	-
	P41	AD1			
	P42	AD2			
	P43	AD3			
	P44	AD4			
	P45	AD5			
	P46	AD6			
	P47	AD7			
Port 5	P50	AD8	I/O	No	-
	P51	AD9			
	P52	AD10			
	P53	AD11			
	P54	AD12			
	P55	AD13			
	P56	AD14			
	P57	AD15			

# Table 5-6. Alternate-Function Pins of Ports 4 and 5

Note Software pull-up function
# (1) Functions of P4 and P5 pins

Ports 4 and 5 are 8-bit I/O ports for which I/O settings can be controlled in 1-bit units. I/O settings are controlled via port 4 mode register (PM4) and port 5 mode register (PM5).

In output mode, the values set to each bit are output to the port 4 and port 5 (P4 and P5).

When using these ports in input mode, the pin statuses can be read by reading P4 and P5. Also, the values of P4 and P5 (output latch) can be read by reading P4 and P5 while in output mode.

A software pull-up function is not implemented.

When using the P4 and P5 pins as AD0 to AD15, set the pin functions via the memory expansion mode register (MM). This does not affect the PM4 and PM5 registers.

When a reset is input, the settings are initialized to input mode.

## (2) Control registers

(a) Port 4 mode register and port 5 mode register (PM4 and PM5)

PM4 and PM5 can be read/written in 8-bit or 1-bit units.

After reset:	FFH	R/W	W Address: FFFF028H, FFFF02AH								
	7	6	5	4	3	2	1	0			
PMn	PMn7	PMn6	PMn5	PMn4	PMn3	PMn2	PMn1	PMn0			
(n = 4, 5)											
	PMnx		Control of I/O mode (n = 4, 5, $x = 0$ to 7)								
	0	Output mode	Output mode								
	1	Input mode									
	-	-									

# (3) Block diagram (Ports 4 and 5)



Figure 5-7. Block Diagram of P40 to P47 and P50 to P57

## 5.2.6 Port 6

Port 6 is a 6-bit I/O port for which I/O settings can be controlled in 1-bit units.

After reset:	00H							
	7	6	5	4	3	2	1	0
P6	0	0	P65	P64	P63	P62	P61	P60
	P6n Control of output data (in output mode) (n = 0 to 5)							
	0	0         Output 0           1         Output 1						
	1							
Remark	In input mod In output mo	le: Wh writ ode: Wh writ	en P6 is read tes the values en P6 is read tes the values	d, the pin leve s to that regis d, the values o s to that regis	ls at that time ter. This doe of P6 are rea ter, and those	e are read. V es not affect t d. Writing to e values are	Vriting to P6 he input pins P6 immediately	output.

Port 6 includes the following alternate functions.

Pin N	lame	Alternate Function	I/O	PULL <sup>Note</sup>	Remark
Port 6	P60	A16	I/O	No	_
	P61	A17			
	P62	A18			
	P63	A19			
	P64	A20			
	P65	A21			

**Note** Software pull-up function

# (1) Function of P6 pins

Port 6 is a 6-bit I/O port for which I/O settings can be controlled in 1-bit units. I/O settings are controlled via the port 6 mode register (PM6).

In output mode, the values set to each bit are output to port 6 (P6).

When using this port in input mode, the pin statuses can be read by reading P6. Also, the values of P6 (output latch) can be read by reading P6 while in output mode.

A software pull-up function is not implemented.

When using the alternate function as A16 to A21, set the pin functions via the memory expansion mode register (MM). This does not affect the PM6 register.

When a reset is input, the settings are initialized to input mode.

# (2) Control register

# (a) Port 6 mode register (PM6)

PM6 can be read/written in 8-bit or 1-bit units.



# (3) Block diagram (Port 6)



Figure 5-8. Block Diagram of P60 to P65

# 5.2.7 Ports 7 and 8

Port 7 is an 8-bit input port and port 8 is a 4-bit input port. Both ports are read-only and are accessible in 8-bit or 1-bit units.

After reset:	Undefined	R		Address: FFF	FF00EH						
	7	6	5	4	3	2	1	0			
P7	P77	P76	P75	P74	P73	P72	P71	P70			
	P7n	Pin level (n = 0 to 7)									
	0/1	Read pin lev	lead pin level of bit n								
After reset:	Undefined	R	Address: FFFF010H								
	7	6	5	4	3	2	1	0			
P8	0	0	0	0	P83	P82	P81	P80			
	P8n			Pir	n level (n = 0 to	3)					
			Read pin level of bit n								
	0/1	Read pin lev	el of bit n								

Ports 7 and 8 include the following alternate functions.

Table 5-8.	<b>Alternate-Function</b>	Pins of Ports 7	and 8

Pin I	Name	Alternate Function	I/O	PULL <sup>Note</sup>	Remark
Port 7	P70	ANIO	Input	No	-
	P71	ANI1			
	P72	ANI2			
	P73	ANI3			
	P74	ANI4			
	P75	ANI5			
	P76	ANI6			
	P77	ANI7			
Port 8	P80	ANI8	Input	No	_
	P81	ANI9			
	P82	ANI10			
	P83	ANI11			

Note Software pull-up function

# (1) Functions of P7 and P8 pins

Port 7 is an 8-bit input-only port and port 8 is a 4-bit input-only port.

The pin statuses can be read by reading port 7 and port 8 (P7 and P8). Data cannot be written to P7 or P8. A software pull-up function is not implemented.

Values read from pins specified as analog inputs are undefined values. Do not read values from P7 or P8 during A/D conversion.

# (2) Block diagram (Ports 7 and 8)



Figure 5-9. Block Diagram of P70 to P77 and P80 to P83

# 5.2.8 Port 9

Port 9 is a 7-bit I/O port for which I/O settings can be controlled in 1-bit units.

After reset:	00H	R/W		Address: FFF	FF012H			
	7	6	5	4	3	2	1	0
P9	0	P96	P95	P94	P93	P92	P91	P90
	P9n Control of output data (in output mode) (n = 0 to 6)							
	0 Output 0							
	1	Output 1						
Remark	<ul> <li>k In input mode: When P9 is read, the pin levels at that time are read. Writing to P9 values to that register. This does not affect the input pins.</li> <li>In output mode: When P9 is read, the values of P9 are read. Writing to P9 writes the that register, and those values are immediately output.</li> </ul>						P9 writes the the values to	

Port 9 includes the following alternate functions.

	Table 5-9.	<b>Port 9 Alternate-Function F</b>	Pins
--	------------	------------------------------------	------

Pin I	Name	Alternate Function	I/O	PULL <sup>Note</sup>	Remark
Port 9	P90	LBEN	I/O	No	-
	P91	UBEN			
	P92	R/W			
	P93	DSTB			
	P94	ASTB			
	P95	HLDAK			
	P96	HLDRQ			

Note Software pull-up function

# (1) Function of P9 pins

Port 9 is a 7-bit I/O port for which I/O settings can be controlled in 1-bit units. I/O settings are controlled via the port 9 mode register (PM9).

In output mode, the values set to each bit are output to port 9 (P9).

When using this port in input mode, the pin statuses can be read by reading P9. Also, the values of P9 (output latch) can be read by reading P9 while in output mode.

A software pull-up function is not implemented.

When using P9 for control signals in expansion mode, set the pin functions via the memory expansion mode register (MM).

When a reset is input, the settings are initialized to input mode.

# (2) Control register

## (a) Port 9 mode register (PM9)

PM9 can be read/written in 8-bit or 1-bit units.

0 PM90	1	2	•				/ГП	After reset:
PM90			3	4	5	6	7	
	PM91	PM92	PM93	PM94	PM95	PM96	0	PM9
	PM9n							
Output mode								
						Input mode	1	
		Output mode	0					

# (3) Block diagram (Port 9)





# 5.2.9 Port 10

Port 10 is an 8-bit I/O port for which I/O settings can be controlled in 1-bit units.

A pull-up resistor can be connected in 1-bit units (software pull-up function).

When using P100 to P107 as the KR0 to KR7 pins, noise is eliminated by an analog noise eliminator.

After reset:	eset: 00H R/W Address: FFFF014H								
	7	6	5	4	3	2	1	0	
P10	P107	P106	P105	P104	P103	P102	P101	P100	
	P10n Control of output data (in output mode) (n = 0 to 7)								
	0	0       Output 0         1       Output 1         n input mode:       When P10 is read, the pin levels at that time are read. Writing to P10 writes the values to that register. This does not affect the input pins.         n output mode:       When P10 is read, the values of P10 are read. Writing to P10 writes the values to that register, and those values are immediately output.							
	1								
Remark	In input mod In output mo								

Port 10 includes the following alternate functions.

Table 5-10.	Port 10	Alternate-F	unction	Pins

Pin N	Pin Name Alternate Fu		I/O	PULL <sup>Note</sup>	Remark
Port 10	P100	KR0/TO7	I/O	Yes	Analog noise elimination
	P101	KR1/TI70			
	P102	KR2/TI00			
	P103	KR3/TI01			
	P104	KR4/TO0			
	P105	KR5/TI10			
	P106	KR6/TI11			
	P107	KR7/TO1			

**Note** Software pull-up function

# (1) Function of P10 pins

Port 10 is an 8-bit I/O port for which I/O settings can be controlled in 1-bit units. I/O settings are controlled via the port 10 mode register (PM10).

In output mode, the values set to each bit are output to port 10 (P10).

When using this port in input mode, the pin statuses can be read by reading P10. Also, the values of P10 (output latch) can be read by reading P10 while in output mode.

A pull-up resistor can be connected in 1-bit units when specified via pull-up resistor option register 10 (PU10). When used as KR0 to KR7 pins, noise is eliminated by an analog noise eliminator.

Clear P10 and the PM10 register to 0 when using alternate-function pins as outputs. The logical sum (ORed result) of the port output and the alternate-function pin is output from the pins.

When a reset is input, the settings are initialized to input mode.

## (2) Control registers

## (a) Port 10 mode register (PM10)

PM10 can be read/written in 8-bit or 1-bit units.

After reset:	FFH	R/W		Address: FFF	FF034H			
	7	6	5	4	3	2	1	0
PM10	PM107	PM106	PM105	PM104	PM103	PM102	PM101	PM100
	PM10n		Control of I/O mode (n = 0 to 7)					
	0	Output mode	Output mode					
	1	Input mode						

# (b) Pull-up resistor option register 10 (PU10)

PU10 can be read/written in 8-bit or 1-bit units.

After reset:	00H	R/W		Address: FFF	FF094H			
	7	6	5	4	3	2	1	0
PU10	PU107	PU106	PU105	PU104	PU103	PU102	PU101	PU100
	PU10n		Contro	ol of on-chip pu	ll-up resistor c	onnection (n =	0 to 7)	
	0	Do not connect						
	1	1 Connect						

# (3) Block diagram (Port 10)



Figure 5-11. Block Diagram of P100 to P107

## 5.2.10 Port 11

Port 11 is an 8-bit I/O port for which I/O settings can be controlled in 1-bit units.

P11 can be read/written in 8-bit or 1-bit units.

Turning on and off the wait function and switching between alternate pins and port pins can be performed via the port alternate-function control register (PAC) (CANTX2 and CANRX2 are available only in the  $\mu$ PD703076AY, 703079AY, 703079AY, 705079AY, and 70F3079AY).

After reset:	00H	R/W		Address: FFF	FF016H			
	7	6	5	4	3	2	1	0
P11	P117	P116	P115	P114	P113	P112	P111	P110
	P11n		Co	ntrol of output o	lata (in output	mode) (n = 0 t	o 7)	
0 Output 0								
	1	Output 1						
Remark	In input mod	le: Whe value ode: Whe that	n P11 is rea es to that reg n P11 is read register, and	d, the pin lev ister. This do d, the values those values	els at that tir es not affect of P11 are re are immedia	ne are read. the input pin ead. Writing t tely output.	Writing to F s. to P11 writes	>11 writes the

Port 11 includes the following alternate functions.

Table 5-11. Port 11 Alternate-Function Pine
---

Pin N	lame	Alternate Function	I/O	PULL <sup>Note 1</sup>	Remark
Port 11	P110	WAIT	I/O	No	-
	P111	_			
	P112	_			
	P113	-			
	P114	CANTX1			
	P115	CANRX1			
	P116	CANTX2 <sup>Note 2</sup>			
	P117	CANRX2 <sup>Note 2</sup>			

Notes 1. Software pull-up function

**2.** Available only in the  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y).

# (1) Function of P11 pins

Port 11 is an 8-bit port for which I/O settings can be controlled in 1-bit units. I/O settings are controlled via the port 11 mode register (PM11).

In output mode, the values set to each bit are output to port 11 (P11).

When using this port in input mode, the pin statuses can be read by reading P11. Also, the values of P11 (output latch) can be read by reading P11 while in output mode.

Turning on and off the wait function and switching between alternate pins and port pins can be performed via the port alternate-function control register (PAC).

When a reset is input, the settings are initialized to input mode.

## (2) Control registers

## (a) Port 11 mode register (PM11)

PM11 can be read/written in 8-bit or 1-bit units.



#### (b) Port alternate-function control register (PAC)

PAC can be read/written in 8-bit or 1-bit units.

After reset:	00H	R/W		Address: FFF	FF040H			
	7	6	5	4	3	2	1	0
PAC	PAC117 <sup>Note</sup>	PAC116 <sup>Note</sup>	PAC115	PAC114	0	0	0	WAC
	WAC			Cont	rol of wait fun	ction		
	0	Wait function OFF						
	1 Wait function ON							
	PAC11n			Control of port	alternate func	tion (n = 4 to 7	)	
	0	Port function						
	1	Alternate fun	ction					
	Note Bits F 70F30 Set bi	PAC117 and 079AY, and 7 ts 7 and 6 to	PAC116 ar 0F3079Y. 0 when usin	e available o g the <i>µ</i> PD703	nly in the <i>µ</i> 075AY, 7030	(PD703076A) 078AY, and 7	Y, 703079A 703078Y.	Y, 703079Y,

Г

# (3) Block diagram (Port 11)



Figure 5-12. Block Diagram of P110 and P114 to P117





# 5.3 Setting When Port Pin Is Used for Alternate Function

When a port pin is used for an alternate function, set the port n mode register (PM0 to PM6 and PM9 to PM11) and output latch as shown in Table 5-12 below.

Din Name	Alternate Fun	iction	PMnx Bit of	Pnx Bit of	Other Bits
Pin Name	Function Name	I/O	PMn Register	Pn Register	(Register)
P00	NMI	Input	PM00 = 1	Setting not needed for P00	
P01	INTP0	Input	PM01 = 1	Setting not needed for P01	
P02	INTP1	Input	PM02 = 1	Setting not needed for P02	_
P03	INTP2	Input	PM03 = 1	Setting not needed for P03	_
P04	INTP3	Input	PM04 = 1	Setting not needed for P04	_
P05	INTP4 ADTRG	Input Input	PM05 = 1	Setting not needed for P05	_
P06	INTP5	Input	PM06 = 1	Setting not needed for P06	_
P07	INTP6	Input	PM07 = 1	Setting not needed for P07	_
P10	S10	Input	PM10 = 1	Setting not needed for P10	
	SDA0	I/O	PM10 = 0	P10 = 0	PF10 = 1
P11	SO0	Output	PM11 = 0	P11 = 0	
P12	SCKO	Input	PM12 = 1	Setting not needed for P12	_
		Output	PM12 = 0	P12 = 0	
	SCL0	I/O			PF12 = 1
P13	SI1	Input	PM13 = 1	Setting not needed	—
	RXD0	Input		for P13	
P14	SO1	Output	PM14 = 0	P14 = 0	_
	TXD0	Output			
P15	SCK1	Input	PM15 = 1	Setting not needed for P15	_
		Output	PM15 = 0	P15 = 0	
	ASCKO	Input	PM15 = 1	Setting not needed for P15	

Table 5-12. Setting When Port Pin Is Used for Alternate Function (1/4)

Pin Name Alternate Function		ction	PMnx Bit of	Pnx Bit of	Other Bits
Pin Name	Function Name	I/O	PMn Register	Pn Register	(Register)
P20	SI3	Input	PM20 = 1	Setting not needed	_
	RXD1	Input		for P20	
P21	SO2	Output	PM21 = 0	P21 = 0	_
	TXD1	Output			
P22	SCK3	Input	PM22 = 1	Setting not needed	—
				for P22	
		Output	PM22 = 0	P22 = 0	
	ASCK1	Input	PM22 = 1	Setting not needed	
				for P22	
P23	SI4	Input	PM23 = 1	Setting not needed	—
				for P23	
P24	SO4	Output	PM24 = 0	P24 = 0	—
P25	SCK4	Input	PM25 = 1	Setting not needed	—
				for P25	
		Output	PM25 = 0	P25 = 0	
P30	TI2	Input	PM30 = 1	Setting not needed	—
				for P30	
	TO2	Output	PM30 = 0	P30 = 0	
P31	ТІЗ	Input	PM31 = 1	Setting not needed	—
				for P31	
	ТОЗ	Output	PM31 = 0	P31 = 0	
P32	TI4	Input	PM32 = 1	Setting not needed	—
				for P32	
	TO4	Output	PM32 = 0	P32 = 0	
P33	TI5	Input	PM33 = 1	Setting not needed	—
				for P33	
	TO5	Output	PM33 = 0	P33 = 0	
P34	TI71	Input	PM34 = 1	Setting not needed	—
				for P34	
	VM45	Output	PM34 = 0	P34 = 0	Note

Table 5-12. Setting When Port Pin Is Used for Alternate Function (2/4)

Note Refer to 14.3 (2) VM45 control register (VM45C).

	Alternate Fund	ction	PMnx Bit of	Pnx Bit of	Other Bits
Pin Name	Function Name	I/O	PMn Register	Pn Register	(Register)
P40 to P47	AD0 to AD7	I/O	Setting not needed	Setting not needed	Note
			for PM40 to PM47	for P40 to P47	
P50 to P57	AD8 to AD15	I/O	Setting not needed	Setting not needed	Note
			for PM50 to PM57	for P50 to P57	
P60 to P65	A16 to A21	Output	Setting not needed	Setting not needed	Note
			for PM60 to PM65	for P60 to P65	
P70 to P77	ANI0 to ANI7	Input	None	Setting not needed	—
				for P70 to P77	
P80 to P83	ANI8 to ANI11	Input	None	Setting not needed	_
				for P80 to P83	
P90	LBEN	Output	Setting not needed	Setting not needed	Note
			for PM90	for P90	
P91	UBEN	Output	Setting not needed	Setting not needed	Note
			for PM91	for P91	
P92	R/W	Output	Setting not needed	Setting not needed	Note
			for PM92	for P92	
P93	DSTB	Output	Setting not needed	P93= 1	Note
			for PM93		
P94	ASTB	Output	Setting not needed	P94 = 1	Note
		-	for PM94		
P95	HLDAK	Output	Setting not needed	Setting not needed	Note
			for PM95	for P95	
P96	HLDRQ	Input	Setting not needed	Setting not needed	Note
			for PM96	for P96	

Table 5-12.	Setting When	Port Pin Is Used	for Alternate Funct	tion (3/4)
	Setting when		of Alternate Func	

Note Refer to 3.4.6 (1) Memory expansion mode register (MM).

Din Nome	Alternate Fur	nction	PMnx Bit of	Pnx Bit of	Other Bits
Pin Name	Function Name	I/O	PMn Register	Pn Register	(Register)
P100	KR0	Input	PM100 = 1	Setting not needed for P100	_
	Т07	Output	PM100 = 0	P100 = 0	
P101	KR1	Input	PM101 = 1	Setting not needed	—
	TI70	Input		for P101	
P102	KR2	Input	PM102 = 1	Setting not needed	
	TI00	Input		for P102	
P100 P101 P102 P103 P104 P105 P106 P107 P110 P114 P115 P116	KR3	Input	PM103 = 1	Setting not needed	—
	TI01	Input		for P103	
P103 P104 P105 P106	KR4	Input	PM104 = 1	Setting not needed for P104	
	TO0	Output	PM104 = 0	P104 = 0	
P105	KR5	Input	PM105 = 1	Setting not needed	_
	TI10	Input		for P105	
P106	KR6	Input	PM106 = 1	Setting not needed	_
	TI11	Input		for P106	
P107	KR7	Input	PM107 = 1	Setting not needed for P107	_
	TO1	Output	PM107 = 0	P107 = 0	
P110	WAIT	Input	PM110 = 1	Setting not needed for P110	WAC = 1 (PAC)
P114	CANTX1 Note 1	Output	PM114 = 0	Setting not needed for P114	PAC114 = 1 (PAC)
P115	CANRX1 Note 1	Input	PM115 = 1	Setting not needed for P115	PAC115 = 1 (PAC)
P116	CANTX2 <sup>Notes 1, 2</sup>	Output	PM116 = 0	Setting not needed for P116	PAC116 = 1 (PAC)
P117	CANRX2 <sup>Notes 1, 2</sup>	Input	PM117 = 1	Setting not needed for P117	PAC117 = 1 (PAC)

#### Table 5-12. Setting When Port Pin Is Used for Alternate Function (4/4)

- Notes 1. When the CAN alternate function is selected by the PAC register, initialize the CAN. For details, refer to 18.16 <9>.
  - 2. Available only in the  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y.
  - Caution When changing the output level of port 0 by setting the port function output mode of port 0, the interrupt request flag will be set because port 0 also has an alternate function as external interrupt request input. Therefore, be sure to set the corresponding interrupt mask flag to 1 before using a port 0 pin as an output pin.

RemarkPMnx bit of PMn register and Pnx bit of Pn registern: 0 (x = 0 to 7)n: 1 (x = 0 to 5)n: 2 (x = 0 to 7)n: 3 (x = 0 to 4)n: 4 (x = 0 to 7)n: 5 (x = 0 to 7)n: 6 (x = 0 to 5)n: 7 (x = 0 to 7)n: 8 (x = 0 to 3)n: 9 (x = 0 to 6)n: 10 (x = 0 to 7)n: 11 (x = 0 to 7)

\*

\*

\*

\*

## 5.4 Operation of Port Function

The operation of a port differs depending on whether the port is in the input or output mode, as described below.

#### 5.4.1 Writing data to I/O port

#### (1) In output mode

A value can be written to the output latch by using a transfer instruction. The contents of the output latch are output from the pin. Once data has been written to the output latch, it is retained until new data is written to the output latch.

#### (2) In input mode

A value can be written to the output latch by using a transfer instruction. Because the output buffer is off, however, the status of the pin does not change.

Once data has been written to the output latch, it is retained until new data is written to the output latch.

Caution A bit manipulation instruction (CLR1, SET1, NOT1) manipulates 1 bit but accesses a port in 8-bit units. If this instruction is executed to manipulate a port with a mixture of input and output bits, the contents of the output latch of a pin set in the input mode, in addition to the bit to be manipulated, are overwritten to the current input pin status and become undefined.

#### 5.4.2 Reading data from I/O port

#### (1) In output mode

The contents of the output latch can be read by using a transfer instruction. The contents of the output latch do not change.

#### (2) In input mode

The status of the pin can be read by using a transfer instruction. The contents of the output latch do not change.

# CHAPTER 6 BUS CONTROL FUNCTION

The V850/SF1 is provided with an external bus interface function by which external memories such as ROM and RAM, and I/O can be connected.

# 6.1 Features

- Address bus
- 16-bit data bus
- · Able to be connected to external devices via pins with alternate-functions as ports
- Wait function
  - Programmable wait function, capable of inserting up to 3 wait states per 2 blocks
  - External wait control through WAIT input pin
- Idle state insertion function
- Bus mastership arbitration function
- Bus hold function

## 6.2 Bus Control Pins and Control Register

## 6.2.1 Bus control pins

The following pins are used for interfacing with external devices.

# Table 6-1. Bus Control Pins

External Bus Interface Function	Corresponding Port (Pins)
Address/data bus (AD0 to AD7)	Port 4 (P40 to P47)
Address/data bus (AD8 to AD15)	Port 5 (P50 to P57)
Address bus (A16 to A21)	Port 6 (P60 to P65)
Read/write control (LBEN, UBEN, R/W, DSTB)	Port 9 (P90 to P93)
Address strobe (ASTB)	Port 9 (P94)
Bus hold control (HLDRQ, HLDAK)	Port 9 (P95, P96)
External wait control (WAIT)	Port 11 (P110)

The bus interface function of each pin is enabled by setting the memory expansion mode register (MM). For details of external bus interface operating mode specification, refer to **3.4.6** (1) Memory expansion mode register (MM).

# 6.3 Bus Access

# 6.3.1 Number of access clocks

The number of basic clocks necessary for accessing each resource is as follows.

#### Table 6-2. Number of Access Clocks

		Peripheral I/C	D (Bus Width)		
Bus Cycle Type	Internal ROM (32 Bits)	Internal RAM (32 Bits)	Peripheral I/O (16 Bits)	External Memory (16 Bits)	
Instruction fetch	1	3	Disabled	3 + n	
Operand data access	3	1	3	3 + n	

Remarks 1. Unit: Clock/access

2. n: Number of wait insertions

## 6.3.2 Bus width

The CPU carries out peripheral I/O access and external memory access in 8-bit, 16-bit, or 32-bit units. The following shows the operation for each access.

# (1) Byte access (8 bits)

Byte access is divided into two types: access to even addresses and access to odd addresses.



## Figure 6-1. Byte Access (8 Bits)

## (2) Halfword access (16 bits)

In halfword access to external memory, data is handled as is because the data bus is fixed to 16 bits.





## (3) Word access (32 bits)

In word access to external memory, the lower halfword is accessed first and then the higher halfword is accessed.

Figure 6-3. Word Access (32 Bits)



# 6.4 Memory Block Function

The 16 MB memory space is divided into memory blocks of 1 MB units. The programmable wait function and bus cycle operation mode can be independently controlled for every two memory blocks.

FFFFFH F00000H	Block 15	On-chip peripheral
EFFFFH E00000H	Block 14	
	Block 13	Internal RAM area
СРЕЕРЕН	Block 12	
BFFFFH B00000H	Block 11	
	Block 10	
9FFFFH 900000H	Block 9	
800000H	Block 8	External memory area
700000H	Block 7	
600000H	Block 6	
500000H 4EEEEH	Block 5	
400000H 3EEEEEH	Block 4	
300000H 2FFFFH	Block 3	
200000H 1FFFFFH	Block 2	
	Block 1	
000000н	Block 0	Internal ROM area

Figure 6-4. Memory Block

# 6.5 Wait Function

## 6.5.1 Programmable wait function

To facilitate interfacing with low-speed memories and I/O devices, up to 3 data wait states can be inserted in a bus cycle that starts every two memory blocks.

The number of wait states can be programmed by using the data wait control register (DWC). Immediately after the system has been reset, three data wait states are automatically programmed for insertion in all memory blocks.

#### (1) Data wait control register (DWC)

This register can be read/written in 16-bit units.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
VC	DW71	DW70	DW61	DW60	DW51	DW50	DW41	DW40	DW31	DW30	DW21	DW20	DW11	_ DW10	DW01	DW0
		<u> </u>														
	DWn1	DWn0	DWn0         Number of wait states to be inserted													
	0	0								0						
	0	1								1						
	1	0								2						
	1	1								3						
	n					В	locks ir	nto which	n wait s	tates ar	e inserte	ed				
	0	Block	s 0/1													
	1	Block	s 2/3													
	2	Block	s 4/5													
	3	Block	s 6/7													
	4	Block	s 8/9													
	5	Block	s 10/11													
	6	Block	s 12/13													

Block 0 is reserved for the internal ROM area. It is not subject to programmable wait control, regardless of the setting of DWC, and is always accessed without wait states.

The internal RAM area of block 15 is not subject to programmable wait control and is always accessed without wait states. The on-chip peripheral I/O area of this block is not subject to programmable wait control, either. The wait control is dependent upon the execution of each peripheral function.

#### 6.5.2 External wait function

When an extremely slow memory, I/O, or asynchronous system is connected, any number of wait states can be inserted in a bus cycle by sampling the external wait pin (WAIT) to synchronize with the external device.

The external wait signal is for data wait only, and does not affect the access times of the internal ROM, internal RAM, and on-chip peripheral I/O areas, similar to programmable wait.

The external WAIT signal can be input asynchronously to CLKOUT and is sampled at the falling edge of the clock in the T2 and TW states of the bus cycle. If the setup/hold time at the sampling timing is not satisfied, the wait state may or may not be inserted in the next state.

# Caution The P110 pin and $\overline{WAIT}$ pin are alternate-function pins. Set bit 0 (WAC) of the port alternate function control register (PAC) to 1 when these pins are used for the wait function.

#### 6.5.3 Relationship between programmable wait and external wait

A wait cycle is inserted as a result of an OR operation between the wait cycle specified by the set value of a programmable wait and the wait cycle controlled by the  $\overline{WAIT}$  pin.

Figure 6-5. Wait Control



For example, if the number of programmable waits and the timing of the  $\overline{WAIT}$  pin input signal are as illustrated below, three wait states will be inserted in the bus cycle.





## 6.6 Idle State Insertion Function

To facilitate interfacing with low-speed memory devices and meeting the data output float delay time on memory read accesses every two blocks, one idle state (TI) can be inserted into the current bus cycle after the T3 state. The bus cycle following continuous bus cycles starts after one idle state.

Specifying insertion of the idle state is programmable by using the bus cycle control register (BCC).

Immediately after the system has been reset, idle state insertion is automatically programmed for all memory blocks.

## (1) Bus cycle control register (BCC)

This register can be read/written in 16-bit units.

After re	set: AAAA	٩H	R/W			Ade	dress: F	FFFF0	62H							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BCC	BC71	0	BC61	0	BC51	0	BC41	0	BC31	0	BC21	0	BC11	0	BC01	0
	BCn1	Idle state insert specification														
	0	Not inserted														
	1	Inserted														
	n	Blocks into which idle state is inserted														
	0	Block	s 0/1													
	1	Block	s 2/3													
	2	Block	s 4/5													
	3	Block	s 6/7													
	4	Block	s 8/9													
	5	Block	s 10/11													
	6	Block	s 12/13													
	7	Block	s 14/15													

Block 0 is reserved for the internal ROM area and therefore no idle state can be specified.

The internal RAM area and on-chip peripheral I/O area of block 15 are not subject to insertion of an idle state. Be sure to set bits 0, 2, 4, 6, 8, 10, 12, and 14 to 0. If these bits are set to 1, the operation is not guaranteed.

# 6.7 Bus Hold Function

## 6.7.1 Outline of function

When the MM3 bit of the memory expansion mode register (MM) is set (1), the HLDRQ and HLDAK pin functions of P95 and P96 become valid.

When the HLDRQ pin becomes active (low) indicating that another bus master is requesting acquisition of the bus, the external address/data bus and strobe pins go into a high-impedance state, and the bus is released (bus hold status). When the HLDRQ pin becomes inactive (high) indicating that the request for the bus is cleared, these pins are driven again.

During the bus hold period, the internal operation continues until the next external memory access.

The bus hold status can be recognized by the HLDAK pin becoming active (low).

This feature can be used to design a system where two or more bus masters exist, such as when a multi-processor configuration is used and when a DMA controller is connected.

Bus hold requests are not acknowledged between the first and the second word access, nor between a read access and a write access in the read modify write access of a bit manipulation instruction.

## 6.7.2 Bus hold procedure

The procedure of the bus hold function is illustrated below.





#### 6.7.3 Operation in power save mode

In the IDLE or STOP mode, the system clock is stopped. Consequently, the bus hold status is not set even if the  $\overline{\text{HLDRQ}}$  pin becomes active.

In the HALT mode, the HLDAK pin immediately becomes active when the HLDRQ pin becomes active, and the bus hold status is set. When the HLDRQ pin becomes inactive, the HLDAK pin becomes inactive. As a result, the bus hold status is cleared, and the HALT mode is set again.

# 6.8 Bus Timing

The V850/SF1 can execute read/write control for an external device using the following mode.

• Mode using DSTB, R/W, LBEN, UBEN, and ASTB signals



Figure 6-8. Memory Read (1/4)



Figure 6-8. Memory Read (2/4)











Figure 6-9. Memory Write (1/2)



Figure 6-9. Memory Write (2/2)
Figure 6-10. Bus Hold Timing



# 6.9 Bus Priority

There are four external bus cycles: bus hold, operand data access, instruction fetch (branch), and instruction fetch (continuous). The bus hold cycle is given the highest priority, followed by operand data access, instruction fetch (branch), and instruction fetch (continuous) in that order.

The instruction fetch cycle may be inserted in between a read access and a write access in a read-modify-write access.

No instruction fetch cycle and bus hold are inserted between the lower halfword access and the higher halfword access in word access operations.

#### Table 6-3. Bus Priority

External Bus Cycle	Priority
Bus hold	1
Operand data access	2
Instruction fetch (branch)	3
Instruction fetch (continuous)	4

#### 6.10 Memory Boundary Operation Condition

## 6.10.1 Program space

- (1) Do not execute a branch to the on-chip peripheral I/O area or a continuous fetch from the internal RAM area to the peripheral I/O area. If a branch or instruction fetch is executed, the NOP instruction code is continuously fetched and fetching from external memory is not performed.
- (2) A prefetch operation extending over the on-chip peripheral I/O area (invalid fetch) does not take place if a branch instruction exists at the upper-limit address of the internal RAM area.

#### 6.10.2 Data space

Only the address aligned at the halfword boundary (when the least significant bit of the address is "0")/word boundary (when the lowest 2 bits of the address are "0") is accessed by halfword (16 bits)/word (32 bits) access, respectively.

Therefore, access that extends over the memory or memory block boundary does not take place.

For details, refer to V850 Series Architecture User's Manual.

# CHAPTER 7 INTERRUPT/EXCEPTION PROCESSING FUNCTION

# 7.1 Outline

The V850/SF1 is provided with a dedicated interrupt controller (INTC) for interrupt servicing and realizes a highpowered interrupt function that can service interrupt requests from a total of 41 sources ( $\mu$ PD703075AY, 703078AY, 703078Y)/44 sources ( $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, 70F3079Y).

An interrupt is an event that occurs independently of program execution, and an exception is an event that occurs dependent on program execution.

The V850/SF1 can service interrupt requests from the on-chip peripheral hardware and external sources. Moreover, exception processing can be started (exception trap) by the TRAP instruction (software exception) or by generation of an exception event (fetching of an illegal opcode).

## 7.1.1 Features

- Interrupts
  - Non-maskable interrupts: 2 sources
  - Maskable interrupts (the number of maskable interrupt sources differs depending on the product): μPD703075AY, 703078AY, 703078Y: 41 sources μPD703076AY, 703079AY, 703079Y, 70F3079AY, 70F3079Y: 44 sources
  - 8 levels of programmable priorities
  - · Mask specification for interrupt requests according to priority
  - Masks can be specified for each maskable interrupt request.
  - Noise elimination, edge detection, and the valid edge of an external interrupt request signal can be specified.
- Exceptions
  - Software exceptions: 32 sources
  - Exception trap: 1 source (illegal opcode exception)

The interrupt/exception sources are listed in Table 7-1.

Туре	Classifi- cation	Default Priority	Name	Trigger	Interrupt Source	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Reset	Interrupt	-	RESET	Reset input	-	0000H	0000000H	Undefined	-
Non-	Interrupt	-	NMI	NMI pin input	_	0010H	00000010H	nextPC	-
maskable	Interrupt	-	INTWDT	WDTOVF non-maskable	WDT	0020H	00000020H	nextPC	-
Software	Exception	-	TRAP0n <sup>№te</sup>	TRAP instruction	-	004nH <sup>№te</sup>	00000040H	nextPC	-
exception	Exception	-	TRAP1n <sup>№te</sup>	TRAP instruction	-	005nH <sup>∾₀te</sup>	00000050H	nextPC	-
Exception trap	Exception	_	ILGOP	Illegal opcode	_	0060H	00000060H	nextPC	-
Maskable	Interrupt	0	INTWDTM	WDTOVF maskable	WDT	0080H	00000080H	nextPC	WDTIC
		1	INTP0	INTP0 pin	Pin	0090H	00000090H	nextPC	PIC0
		2	INTP1	INTP1 pin	Pin	00A0H	000000A0H	nextPC	PIC1
		3	INTP2	INTP2 pin	Pin	00B0H	000000B0H	nextPC	PIC2
		4	INTP3	INTP3 pin	Pin	00C0H	000000C0H	nextPC	PIC3
		5	INTP4	INTP4 pin	Pin	00D0H	000000D0H	nextPC	PIC4
		6	INTP5	INTP5 pin	Pin	00E0H	000000E0H	nextPC	PIC5
		7	INTP6	INTP6 pin	Pin	00F0H	000000F0H	nextPC	PIC6
		8	INTCSI4	CSI4 transmit end	SIO4	0100H	00000100H	nextPC	CSIC4
		9	INTAD	A/D conversion end	A/D	0110H	00000110H	nextPC	ADIC
		10	INTDMA0	DMA0 transfer end	DMA0	0120H	00000120H	nextPC	DMA0
		11	INTDMA1	DMA1 transfer end	DMA1	0130H	00000130H	nextPC	DMA1
		12	INTDMA2	DMA2 transfer end	DMA2	0140H	00000140H	nextPC	DMA2
		13	INTTM00	TM0 and CR00 match/ TI01 pin valid edge	TM0	0150H	00000150H	nextPC	TMIC00
		14	INTTM01	TM1 and CR01 match/ TI00 pin valid edge	TM0	0160H	00000160H	nextPC	TMIC01
		15	INTTM10	TM1 and CR10 match/ TI11 pin valid edge	TM1	0170H	00000170H	nextPC	TMIC10
		16	INTTM11	TM1 and CR11 match/ TI10 pin valid edge	TM1	0180H	00000180H	nextPC	TMIC11
		17	INTTM2	TM2 compare match/OVF	TM2	0190H	00000190H	nextPC	TMIC2
		18	INTTM3	TM3 compare match/OVF	TM3	01A0H	000001A0H	nextPC	TMIC3
		19	INTTM4	TM4 compare match/OVF	TM4	01B0H	000001B0H	nextPC	TMIC4
		20	INTTM5	TM5 compare match/OVF	TM5	01C0H	000001C0H	nextPC	TMIC3
		21	INTWTN	Watch timer OVF	WT	01D0H	000001D0H	nextPC	WTNIC
		22	INTWTNI	Watch timer prescaler	WTN	01E0H	000001E0H	nextPC	WTNIIC
		23	INTIIC0/ INTCSI0	I <sup>2</sup> C interrupt/ CSI0 transmit end	l <sup>2</sup> C/ CSI0	01F0H	000001F0H	nextPC	CSIC0
		24	INTSER0	UART0 serial error	UART0	0200H	00000200H	nextPC	SERIC0
		25	INTSR0/ INTCSI1	UART0 receive end/ CSI1 transmit end	UART0/ CSI1	0210H	00000210H	nextPC	CSIC1
		26	INTST0	UART0 transmit end	UART0	0220H	00000220H	nextPC	STIC0

# Table 7-1. Interrupt Source List (1/2)

Note n: 0 to FH

Туре	Classifi- cation	Default Priority	Name	Trigger	Interrupt Source	Exception Code	Handler Address	Restored PC	Interrupt Control Register
Maskable	Interrupt	27	INTKR	Key return interrupt	KR	0230H	00000230H	nextPC	KRIC
		28	INTCE1	FCAN1 serial error	FCAN1	0240H	00000240H	nextPC	CANIC1
		29	INTCR1	FCAN1 reception	FCAN1	0250H	00000250H	nextPC	CANIC2
		30	INTCT1	FCAN1 transmission	FCAN1	0260H	00000260H	nextPC	CANIC3
		31	INTCME	FCAN memory access error	FCAN1/ 2	0270H	00000270H	nextPC	CANIC7
		32	INTTM6	TM6 compare match/ OVF	TM6	0280H	00000280H	nextPC	TMIC6
		33	INTTM70	TM7 and CR70 match/ TI71 pin valid edge	TM7	0290H	00000290H	nextPC	TMIC70
		34	INTTM71	TM71 and CR71 match/ TI70 pin valid edge	TM7	02A0H	000002A0H	nextPC	TMIC71
		35	INTSER1	UART1 serial error	UART1	02B0H	000002B0H	nextPC	SERIC1
		36	INTSR1/ INTCSI3	UART1 receive end/ CSI3 transmit end	UART1/ CSI3	02C0H	000002C0H	nextPC	CSIC3
		37	INTST1	UART1 transmit end	UART1	02D0H	000002D0H	nextPC	STIC1
		38	INTDMA3	DMA3 transfer end	DMA3	02E0H	000002E0H	nextPC	DMAIC3
		39	INTDMA4	DMA4 transfer end	DMA4	02F0H	000002F0H	nextPC	DMAIC4
		40	INTDMA5	DMA5 transfer end	DMA5	0300H	00000300H	nextPC	DMAIC5
		41	INTCE2 <sup>Note</sup>	FCAN2 serial error	FCAN2	0310H	00000310H	nextPC	CANIC4
		42	INTCR2 <sup>Note</sup>	FCAN2 reception	FCAN2	0320H	00000320H	nextPC	CANIC5
		43	INTCT2 <sup>Note</sup>	FCAN2 transmission	FCAN2	0330H	00000330H	nextPC	CANIC6

Table 7-1. Interrupt Source List (2/2)

Note Available only in the  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y.

**Remarks 1.** Default Priority: The priority when two or more maskable interrupt requests occur at the same time. The highest priority is 0.

- Restored PC: The value of the PC saved to EIPC or FEPC when interrupt/exception processing is started. However, the value of the PC saved when an interrupt is acknowledged during the DIVH (division) instruction execution is the value of the PC of the current instruction (DIVH).
- The execution address of the illegal instruction when an illegal opcode exception occurs is calculated by (Restored PC – 4).
- The restored PC of an interrupt/exception other than RESET is the value of (the PC when an event occurred) + 1.
- 4. Non-maskable interrupts (INTWDT) and maskable interrupts (INTWDTM) are set by the WDTM4 bit of the watchdog timer mode register (WDTM).

# 7.2 Non-Maskable Interrupt

A non-maskable interrupt is acknowledged unconditionally, even when interrupts are disabled (DI state). An NMI is not subject to priority control and takes precedence over all other interrupts.

The following two non-maskable interrupt requests are available in the V850/SF1.

- NMI pin input (NMI)
- Non-maskable watchdog timer interrupt request (INTWDT)

When the valid edge specified by rising edge specification register 0 (EGP0) and falling edge specification register 0 (EGN0) is detected at the NMI pin, an interrupt occurs.

INTWDT functions as a non-maskable interrupt (INTWDT) only when the WDTM4 bit of the watchdog timer mode register (WDTM) is set to 1.

While the service routine of a non-maskable interrupt is being executed (PSW.NP = 1), the acknowledgement of another non-maskable interrupt request is held pending. The pending NMI is acknowledged when PSW.NP is cleared to 0 after the original service routine of the non-maskable interrupt under execution has been terminated (by the RETI instruction). Note that if two or more NMI requests are input during the execution of the service routine for an NMI, only one NMI will be acknowledged after PSW.NP is cleared to 0.

# Caution Do not clear PSW.NP to 0 by the LDSR instruction during non-maskable interrupt servicing. If PSW.NP is cleared to 0, the interrupts afterwards cannot be acknowledged correctly.

## 7.2.1 Operation

If a non-maskable interrupt is generated, the CPU performs the following processing, and transfers control to the handler routine.

- (1) Saves the restored PC to FEPC.
- (2) Saves the current PSW to FEPSW.
- (3) Writes exception code (0010H, 0020H) to the higher halfword (FECC) of ECR.
- (4) Sets the NP and ID bits of the PSW and clears the EP bit.
- (5) Loads the handler address (00000010H, 0000020H) of the non-maskable interrupt routine to the PC, and transfers control.



Figure 7-1. Non-Maskable Interrupt Servicing



#### Figure 7-2. Acknowledging Non-Maskable Interrupt Requests

# 7.2.2 Restore

Execution is restored from non-maskable interrupt servicing by the RETI instruction.

# **Operation of RETI instruction**

When the RETI instruction is executed, the CPU performs the following processing, and transfers control to the address of the restored PC.

- (1) Restores the values of PC and PSW from FEPC and FEPSW, respectively, because the EP bit of the PSW is 0 and the NP bit of the PSW is 1.
- (2) Transfers control back to the address of the restored PC and PSW.

How the RETI instruction is processed is shown below.



Figure 7-3. RETI Instruction Processing

# 7.2.3 NP flag

The NP flag is a status flag that indicates that non-maskable interrupt (NMI) servicing is under execution. This flag is set when an NMI interrupt request has been acknowledged, and masks all interrupt requests to prohibit multiple interrupts from being acknowledged.



## Figure 7-4. NP Flag (NP)

## 7.2.4 Noise elimination of NMI pin

NMI pin noise is eliminated by the noise eliminator using analog delay. Therefore, a signal input to the NMI pin is not detected as an edge, unless it maintains its input level for a certain period. The edge is detected after a certain period has elapsed.

The NMI pin is used for releasing the software stop mode. In the software stop mode, noise elimination using the system clock does not occur because the internal system clock is stopped.

## 7.2.5 Edge detection function of NMI pin

The NMI pin valid edge can be selected from the following four types: falling edge, rising edge, both edges, neither rising nor falling edge detected.

Rising edge specification register 0 (EGP0) and falling edge specification register 0 (EGN0) specify the valid edge of a non-maskable interrupt (NMI). These two registers can be read/written in 1-bit or 8-bit units.

After reset, the valid edge of the NMI pin is set to the "neither rising nor falling edge detected" state. Therefore, the NMI pin functions as a normal port and an interrupt request cannot be acknowledged, unless a valid edge is specified by using the EGP0 and EGN0 registers.

When using P00 as an output port, set the NMI valid edge to "neither rising nor falling edge detected".

After reset:	DOH F	R/W	Address: FFFFF0C0H						
	7	6	5	4	3	2	1	0	
EGP0	EGP07	EGP06	EGP05	EGP04	EGP03	EGP02	EGP01	EGP00	
	EGP0n		Rising edge valid control						
	0	No interrup	ot request sig	nal occurs a	t the rising e	dge			
1 Interrupt request signal occurs at the rising edge									
	n = 0: NMI	pin control							
	n = 1 to 7:	INTP0 to IN	VTP6 pins o	control					

# (1) Rising edge specification register 0 (EGP0)

# (2) Falling edge specification register 0 (EGN0)

After reset: 00H R/W Address: FFFF0C2H									
	7	6	5	4	3	2	1	0	
EGN0	EGN07	EGN06	EGN05	EGN04	EGN03	EGN02	EGN01	EGN00	
	EGN0n		Falling edge valid control						
	0	No interrup	ot request sig	nal occurs a	t the falling e	edge			
1 Interrupt request signal occurs at the falling edge									
	n = 0: NMI	pin control							
	n = 1 to 7:	INTP0 to IN	NTP6 pins o	control					

## 7.3 Maskable Interrupts

Maskable interrupt requests can be masked by interrupt control registers. The V850/SF1 has 41 (µPD703075AY, 703078AY, 703078AY, 703078AY, 703078AY, 703079AY, 703079AY, 705079AY, 70F3079AY) maskable interrupt sources.

If two or more maskable interrupt requests are generated at the same time, they are acknowledged according to the default priority. In addition to the default priority, eight levels of priorities can be specified by using the interrupt control registers, allowing programmable priority control.

When an interrupt request has been acknowledged, the acknowledgement of other maskable interrupts is disabled and the interrupt disabled (DI) status is set.

When the EI instruction is executed in an interrupt servicing routine, the interrupt enabled (EI) status is set, which enables interrupts having a higher priority to immediately interrupt the service routine in currently progress. Note that only interrupts with a higher priority will have this capability; interrupts with the same priority level cannot be nested.

To use multiple interrupts, it is necessary to save EIPC and EIPSW to memory or a register before executing the EI instruction, and restore EIPC and EIPSW to the original values by executing the DI instruction before the RETI instruction.

When the WDTM4 bit of the watchdog timer mode register (WDTM) is set to 0, the watchdog timer overflow interrupt functions as a maskable interrupt (INTWDTM).

#### 7.3.1 Operation

If a maskable interrupt occurs, the CPU performs the following processing, and transfers control to a handler routine.

- (1) Saves the restored PC to EIPC.
- (2) Saves the current PSW to EIPSW.
- (3) Writes an exception code to the lower halfword of ECR (EICC).
- (4) Sets the ID bit of the PSW and clears the EP bit.
- (5) Loads the corresponding handler address to the PC, and transfers control.

The INT input masked by INTC and the INT input that occurs while another interrupt is being serviced (when PSW.NP = 1 or PSW.ID = 1) are held pending internally. When the interrupts are unmasked, or when PSW.NP = 0 and PSW.ID = 0 by using the RETI and LDSR instructions, the pending INT is input to start new maskable interrupt servicing.

How maskable interrupts are serviced is shown below.





## 7.3.2 Restore

To restore execution from maskable interrupt servicing, the RETI instruction is used.

#### **Operation of RETI instruction**

When the RETI instruction is executed, the CPU performs the following steps, and transfers control to the address of the restored PC.

- Restores the values of the PC and PSW from EIPC and EIPSW because the EP bit of the PSW is 0 and the NP bit of PSW is 0.
- (2) Transfers control to the address of the restored PC and PSW.

The processing of the RETI instruction is shown below.





#### 7.3.3 Priorities of maskable interrupts

The V850/SF1 provides multiple interrupt servicing in which an interrupt is acknowledged while another interrupt is being serviced. Multiple interrupts can be controlled by priority levels.

There are two types of priority level control: control based on the default priority levels, and control based on the programmable priority levels specified by the interrupt priority level specification bit (xxPRn). When two or more interrupts having the same priority level specified by xxPRn are generated at the same time, interrupts are serviced in order depending on the priority level allocated to each interrupt request type (default priority level) beforehand. For more information, refer to Table 7-1. Programmable priority control divides interrupt requests into eight levels by setting the priority level specification flag.

Note that when an interrupt request is acknowledged, the ID flag of the PSW is automatically set (1). Therefore, when multiple interrupts are to be used, clear (0) the ID flag beforehand (for example, by placing the EI instruction into the interrupt service program) to set the interrupt enable mode.

Remark xx: Identification name of each peripheral unit (see Table 7-2)

n: Peripheral unit number (see Table 7-2)













#### 7.3.4 Interrupt control register (xxICn)

An interrupt control register is assigned to each maskable interrupt and sets the control conditions for each maskable interrupt request.

The interrupt control register can be read/written in 8-bit or 1-bit units.

- Caution If the following three conditions conflict, interrupt servicing is executed twice. However, when DMA is not used, interrupt servicing is not executed twice.
  - Execution of a bit manipulation instruction corresponding to the interrupt request flag (xxIFn)
  - An interrupt of the same interrupt control register (xxICn) as the interrupt request flag (xxIFn) is generated via hardware
  - DMA is started during execution of a bit manipulation instruction corresponding to the interrupt request flag (xxIFn)

Two workarounds using software are shown below.

- Insert a DI instruction before the software-based bit manipulation instruction and an EI instruction after it, so that jumping to an interrupt immediately after the bit manipulation instruction execution does not occur.
- When an interrupt request is acknowledged, since the hardware becomes interrupt disabled (DI state), clear the interrupt request flag (xxIFn) before executing the EI instruction in each interrupt servicing routine.

	7	6	5	4	3	2	1	0					
xxICn	xxIFn	xxMKn	0	0	0	xxPRn2	xxPRn1	xxPRn0					
	xxlFn		Interrupt request flag <sup>№te</sup>										
	0	Interrupt re	equest not ge	enerated									
	1	Interrupt re	Interrupt request generated										
			Interrupt mask flag										
		Interrupt o			errupt masr	ag							
	0				~								
		interrupt s	ervicing disa	bied (pendin	(y)								
	xxPRn2	xxPRn1	xxPRn0	Interrupt priority specification bit									
	0	0	0	Specifies level 0 (highest)									
	0	0	1	Specifies	level 1								
	0	1	0	Specifies	level 2								
	0	1	1	Specifies	level 3								
	1	0	0	Specifies	level 4								
	1	0	1	Specifies	level 5								
	1	1	0	Specifies level 6									
	1	1	1 1 Specifies level 7 (lowest)										
	Note Aut	omatically r	eset by har	dware whe	n interrupt	request is a	cknowledg	ed.					

The addresses and bits of each interrupt control register are as follows.

Addross	Pogistor	Bit							
Address	negisiei	7	6	5	4	3	2	1	0
FFFFF100H	WDTIC	WDTIF	WDTMK	0	0	0	WDTPR2	WDTPR1	WDTPR0
FFFFF102H	PIC0	PIF0	PMK0	0	0	0	PPR02	PPR01	PPR00
FFFFF104H	PIC1	PIF1	PMK1	0	0	0	PPR12	PPR11	PPR10
FFFFF106H	PIC2	PIF2	PMK2	0	0	0	PPR22	PPR21	PPR20
FFFFF108H	PIC3	PIF3	PMK3	0	0	0	PPR32	PPR31	PPR30
FFFFF10AH	PIC4	PIF4	PMK4	0	0	0	PPR42	PPR41	PPR40
FFFFF10CH	PIC5	PIF5	PMK5	0	0	0	PPR52	PPR51	PPR50
FFFFF10EH	PIC6	PIF6	PMK6	0	0	0	PPR62	PPR61	PPR60
FFFFF110H	CSIC4	CSIF4	CSMK4	0	0	0	CSPR42	CSPR41	CSPR40
FFFFF112H	ADIC	ADIF	ADMK	0	0	0	ADPR2	ADPR1	ADPR0
FFFFF114H	DMAIC0	DMAIF0	DMAMK0	0	0	0	DMAPR02	DMAPR01	DMAPR00
FFFFF116H	DMAIC1	DMAIF1	DMAMK1	0	0	0	DMAPR12	DMAPR11	DMAPR10
FFFFF118H	DMAIC2	DMAIF2	DMAMK2	0	0	0	DMAPR22	DMAPR21	DMAPR20
FFFFF11AH	TMIC00	TMIF00	TMMK00	0	0	0	TMPR002	TMPR001	TMPR000
FFFFF11CH	TMIC01	TMIF01	TMMK01	0	0	0	TMPR012	TMPR011	TMPR010
FFFFF11EH	TMIC10	TMIF10	TMMK10	0	0	0	TMPR102	TMPR101	TMPR100
FFFFF120H	TMIC11	TMIF11	TMMK11	0	0	0	TMPR112	TMPR111	TMPR110
FFFFF122H	TMIC2	TMIF2	TMMK2	0	0	0	TMPR22	TMPR21	TMPR20
FFFFF124H	TMIC3	TMIF3	ТММК3	0	0	0	TMPR32	TMPR31	TMPR30
FFFFF126H	TMIC4	TMIF4	TMMK4	0	0	0	TMPR42	TMPR41	TMPR40
FFFFF128H	TMIC5	TMIF5	TMMK5	0	0	0	TMPR52	TMPR51	TMPR50
FFFFF12AH	WTNIC	WTNIF	WTNMK	0	0	0	WTNPR2	WTNPR1	WTNPR0
FFFFF12CH	WTNIIC	WTNIIF	WTNIMK	0	0	0	WTNIPR2	WTNIPR1	WTNIPR0
FFFFF12EH	CSIC0	CSIF0	CSMK0	0	0	0	CSPR02	CSPR01	CSPR00
FFFFF130H	SERIC0	SERIF0	SERMK0	0	0	0	SERPR02	SERPR01	SERPR00
FFFFF132H	CSIC1	CSIF1	CSMK1	0	0	0	CSPR12	CSPR11	CSPR10
FFFFF134H	STIC0	STIF0	STMK0	0	0	0	STPR02	STPR01	STPR00
FFFFF136H	KRIC	KRIF	KRMK	0	0	0	KRPR2	KRPR1	KRPR0
FFFFF138H	CANIC1	CANIF1	CANMK1	0	0	0	CANPR12	CANPR11	CANPR10
FFFFF13AH	CANIC2	CANIF2	CANMK2	0	0	0	CANPR22	CANPR21	CANPR20
FFFFF13CH	CANIC3	CANIF3	CANMK3	0	0	0	CANPR32	CANPR31	CANPR30
FFFFF13EH	CANIC7	CANIF7	CANMK7	0	0	0	CANPR72	CANPR71	CANPR70
FFFFF140H	TMIC6	TMIF6	TMMK6	0	0	0	TMPR62	TMPR61	TMPR60
FFFFF142H	TMIC70	TMIF70	TMMK70	0	0	0	TMPR702	TMPR701	TMPR700
FFFFF144H	TMIC71	TMIF71	TMMK71	0	0	0	TMPR712	TMPR711	TMPR710
FFFFF146H	SERIC1	SERIF1	SERMK1	0	0	0	SERPR12	SERPR11	SERPR10
FFFFF148H	CSIC3	CSIF3	CSMK3	0	0	0	CSPR32	CSPR31	CSPR30
FFFFF14AH	STIC1	STIF1	STMK1	0	0	0	STPR12	STPR11	STPR10
FFFFF14CH	DMAIC3	DMAIF3	DMAMK3	0	0	0	DMAPR32	DMAPR31	DMAPR30
FFFFF14EH	DMAIC4	DMAIF4	DMAMK4	0	0	0	DMAPR42	DMAPR41	DMAPR40
FFFFF150H	DMAIC5	DMAIF5	DMAMK5	0	0	0	DMAPR52	DMAPR51	DMAPR50
FFFFF152H	CANIC4 <sup>Note</sup>	CANIF4	CANMK4	0	0	0	CANPR42	CANPR41	CANPR40
FFFFF154H	CANIC5 <sup>Note</sup>	CANIF5	CANMK5	0	0	0	CANPR52	CANPR51	CANPR50
FFFFF156H	CANIC6 <sup>Note</sup>	CANIF6	CANMK6	0	0	0	CANPR62	CANPR61	CANPR60

Table 7-2. Interrupt Control Registers (xxICn)

**Note** Available only for the  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y.

## 7.3.5 In-service priority register (ISPR)

This register holds the priority level of the maskable interrupt currently acknowledged. When an interrupt request is acknowledged, the bit of this register corresponding to the priority level of that interrupt is set (1) and remains set while the interrupt is being serviced.

When the RETI instruction is executed, the bit corresponding to the interrupt request having the highest priority is automatically reset (0) by hardware. However, it is not reset (0) when execution is returned from non-maskable interrupt servicing or exception processing.

This register is read-only, in 8-bit or 1-bit units.

Caution If an interrupt is acknowledged while the ISPR register is being read in the interrupt enabled (EI) status, the value of the ISPR register after the bits of the register have been set to 1 by acknowledging the interrupt may be read. To accurately read the value of the ISPR register before an interrupt is acknowledged, read the register while interrupts are disabled (DI status).

	7	6	5	4	3	2	1	0		
ISPR	ISPR7	ISPR6	ISPR5	ISPR4	ISPR3	ISPR2	ISPR1	ISPR0		
	ISPRn		Indicates priority of interrupt currently acknowledged							
	0	Interrupt re	equest with p	priority n not a	acknowledged	b				
	1	Interrupt re	Interrupt request with priority n acknowledged							

# 7.3.6 ID flag

The ID flag controls the operating status of maskable interrupt requests and stores the enable/disable control information of interrupt requests. It is allocated in the PSW.





## 7.3.7 Watchdog timer mode register (WDTM)

This register can be read/written in 8-bit or 1-bit units (for details, refer to **CHAPTER 10 WATCHDOG TIMER FUNCTION**).



#### 7.3.8 Noise elimination

#### (1) Noise elimination of INTP0 to INTP3 pins

The INTP0 to INTP3 pins incorporate a noise eliminator that functions via analog delay. Therefore, a signal input to each pin is not detected as an edge, unless it maintains its input level for a certain period. An edge is detected after a certain period has elapsed.

## (2) Noise elimination of INTP4 and INTP5 pins

The INTP4 and INTP5 pins incorporate a digital noise eliminator. If an input level of the INTP pin is detected by the sampling clock ( $f_{xx}$ ) and the same level is not detected three successive times, the input pulse is eliminated as a noise. Note the following:

- If the input pulse width is 2 to 3 clocks, whether it is detected as a valid edge or eliminated as a noise is undetermined. To securely detect the valid edge, the same level input of 3 clocks or more is required.
- When noise is generated in synchronization with the sampling clock, this may not be recognized as noise. In this case, eliminate the noise by adding a filter to the input pin.

# (3) Noise elimination of INTP6 pin

The INTP6 pin incorporates a digital noise eliminator. The sampling clock for digital sampling can be selected from among fxx, fxx/64, fxx/128, fxx/256, fxx/512, fxx/1024, and fxT. Sampling is performed 3 times.

The noise elimination control register (NCC) selects the clock to be used. Remote control signals can be received effectively with this function.

fxr can be used for the noise elimination clock. In this case, the INTP6 external interrupt function is enabled in the IDLE/STOP mode.

This register can be read/written in 8-bit or 1-bit units.

- Caution After the sampling clock has been changed, it takes 3 sampling clocks to initialize the noise eliminator. For that reason, if an INTP6 valid edge was input within these 3 clocks, an interrupt request may occur. Therefore, observe the following points when using the interrupt and DMA functions.
  - When using the interrupt function, after 3 sampling clocks have elapsed, enable interrupts after the interrupt request flag (bit 7 of PIC6) has been cleared.
  - When using the DMA function, after 3 sampling clocks have elapsed, enable DMA by setting bit 0 of DCHCn.

	7	(	6	5	4	3	2	1	0	
NCC	0		0	0	0	0	NCS2	NCS1	NCS	
			1							
	NCS2	NCS1	NCS0	Sam	nplina clock	Re	Reliably eliminat		dth <sup>™ote</sup>	
				Camping block		fxx = 16	fxx = 16 MHz		fxx = 8 MHz	
	0	0	0	fxx		125.0 ns		250.0 ns	50.0 ns	
	0	0	1	fxx/64		8.0 <i>µ</i> s		16.0 <i>μ</i> s	16.0 μs 32.0 μs 64.0 μs	
	0	1	0	fxx/128		16.0 <i>μ</i> s		32.0 <i>µ</i> s		
	0	1	1	fxx/256		32.0 <i>µ</i> s		64.0 <i>μ</i> s		
	1	0	0	fxx/512		64.0 <i>μ</i> s	64.0 <i>μ</i> s			
	1	0	1	fxx/1024	4	128.0 μs		256.0 <i>μ</i> s		
	1	1	0	Setting	prohibited					
	1	1	1	fx⊤		61 <i>u</i> s				

## (a) Noise elimination control register (NCC)

**Note** Since sampling is preformed three times, the reliably eliminated noise width is 2 × noise elimination clock.

## 7.3.9 Edge detection function

The valid edges of the INTP0 to INTP6 pins can be selected for each pin from the following four types.

- Rising edge
- Falling edge
- Both rising and falling edges
- Neither rising nor falling edge detected

The validity of the rising edge is controlled by rising edge specification register 0 (EGP0), and the validity of the falling edge is controlled by falling edge specification register 0 (EGN0). Refer to **7.2.5 Edge detection function of NMI pin** for details of EGP0 and EGN0.

After reset, the valid edge of the NMI pin is set to the "neither rising nor falling edge detected" state. Therefore, the NMI pin functions as a normal port and an interrupt request cannot be acknowledged, unless a valid edge is specified by using the EGP0 and EGN0 registers.

When using P01 to P07 as output ports, set the valid edges of INTP0 to INTP6 to "neither rising nor falling edge detected" or mask the interrupt request.

# 7.4 Software Exception

A software exception is generated when the CPU executes the TRAP instruction, and can always be acknowledged.

• TRAP instruction format: TRAP vector (where vector is 0 to 1FH)

For details of the instruction function, refer to the V850 Series Architecture User's Manual.

## 7.4.1 Operation

If a software exception occurs, the CPU performs the following processing, and transfers control to the handler routine.

- (1) Saves the restored PC to EIPC.
- (2) Saves the current PSW to EIPSW.
- (3) Writes an exception code to the lower 16 bits (EICC) of ECR (interrupt source).
- (4) Sets the EP and ID bits of the PSW.
- (5) Loads the handler address (00000040H or 00000050H) of the software exception routine in the PC, and transfers control.

How a software exception is processed is shown below.



#### Figure 7-10. Software Exception Processing

# 7.4.2 Restore

To restore or return execution from the software exception service routine, the RETI instruction is used.

# **Operation of RETI instruction**

When the RETI instruction is executed, the CPU performs the following steps, and transfers control to the address of the restored PC.

- (1) Restores the restored PC and PSW from EIPC and EIPSW because the EP bit of the PSW is 1.
- (2) Transfers control to the address of the restored PC and PSW.

The processing of the RETI instruction is shown below.





# 7.4.3 EP flag

The EP flag in the PSW is a status flag used to indicate that exception processing is in progress. It is set when an exception occurs.





# 7.5 Exception Trap

The exception trap is an interrupt that is requested when illegal execution of an instruction takes place. In the V850/SF1, an illegal opcode exception (ILGOP: ILeGal OPcode trap) is considered as an exception trap.

Illegal opcode exception: Occurs if the sub opcode field of an instruction to be executed next is not a valid opcode.

#### 7.5.1 Illegal opcode definition

An illegal opcode is defined to be a 32-bit word with bits 5 to 10 being 111111B and bits 23 to 26 being 0011B to 1111B.





## 7.5.2 Operation

If an exception trap occurs, the CPU performs the following processing, and transfers control to the handler routine.

- (1) Saves the restored PC to EIPC.
- (2) Saves the current PSW to EIPSW.
- (3) Writes an exception code (0060H) to the lower 16 bits (EICC) of ECR.
- (4) Sets the EP and ID bits of the PSW.
- (5) Loads the handler address (00000060H) for the exception trap routine to the PC, and transfers control.

How the exception trap is processed is shown below.



Figure 7-14. Exception Trap Processing

# 7.5.3 Restore

To restore or return execution from the exception trap, the RETI instruction is used.

# **Operation of RETI instruction**

When the RETI instruction is executed, the CPU performs the following processing, and transfers control to the address of the restored PC.

- (1) Restores the restored PC and PSW from EIPC and EIPSW because the EP bit of the PSW is 1.
- (2) Transfers control to the address of the restored PC and PSW.

The processing of the RETI instruction is shown below.





# 7.6 Priority Control

## 7.6.1 Priorities of interrupts and exceptions

	RESET	NMI	INT	TRAP	ILGOP
RESET		*	*	*	*
NMI	×		$\leftarrow$	$\downarrow$	$\downarrow$
INT	×	Ŷ		$\leftarrow$	$\leftarrow$
TRAP	×	Ŷ	Ŷ		$\leftarrow$
ILGOP	×	Ŷ	Ŷ	Ŷ	

#### Table 7-3. Priorities of Interrupts and Exceptions

RESET: Reset

NMI: Non-maskable interrupt

INT: Maskable interrupt

TRAP: Software exception

ILGOP: Illegal opcode exception

\*: The item on the left ignores the item above.

×: The item on the left is ignored by the item above.

1: The item above is higher than the item on the left in priority.

 $\leftarrow$ : The item on the left is higher than the item above in priority.

## 7.6.2 Multiple interrupt servicing

Multiple interrupt servicing is a function that allows the nesting of interrupts. If a higher priority interrupt is generated and acknowledged, it will be allowed to stop the interrupt service routine currently in progress. Execution of the original routine will resume once the higher priority interrupt routine is completed.

If an interrupt with a lower or equal priority is generated and a service routine is currently in progress, the later interrupt will be held pending.

Multiple interrupt servicing control is performed when interrupts are enabled (ID = 0). Even in an interrupt servicing routine, multiple interrupt control must be performed when interrupts are enabled (ID = 0). If a maskable interrupt or exception is generated during the service program of maskable interrupt or exception, EIPC and EIPSW must be saved.

The following example shows the procedure of multiple interrupt servicing.

#### (1) To acknowledge maskable interrupts in service program

Service program of maskable interrupt or exception

... ... • EIPC saved to memory or register • EIPSW saved to memory or register • EI instruction (enables interrupt acknowledgement) ... • DI instruction (disables interrupt acknowledgement)

- Saved value restored to EIPSW
- Saved value restored to EIPC
- RETI instruction

## (2) To generate exception in service program

Service program of maskable interrupt or exception



- Illegal opcode
  ...
- Saved value restored to EIPSW
- Saved value restored to EIPC
- RETI instruction

- ← Acknowledges exception such as TRAP instruction.
- ← Acknowledges exception such as illegal opcode.

Priorities 0 to 7 (0 is the highest) can be programmed for each maskable interrupt request for multiple interrupt processing control. To set a priority level, write values to the xxPRn0 to xxPRn2 bits of the interrupt request control register (xxICn) corresponding to each maskable interrupt request. At reset, the interrupt request is masked by the xxMKn bit, and the priority level is set to 7 by the xxPRn0 to xxPRn2 bits.

**Remark** xx: Identification name of each peripheral unit (see **Table 7-2**)

n: Peripheral unit number (see Table 7-2)

#### Priorities of maskable interrupts

(High) Level 0 > Level 1 > Level 2 > Level 3 > Level 4 > Level 5 > Level 6 > Level 7 (Low)

Interrupt servicing that has been suspended as a result of multiple interrupt servicing is resumed after the interrupt servicing of the higher priority has been completed and the RETI instruction has been executed.

A pending interrupt request is acknowledged after the current interrupt servicing has been completed and the RETI instruction has been executed.

Caution In a non-maskable interrupt servicing routine (time until the RETI instruction is executed), maskable interrupts are held pending without being acknowledged.

# 7.7 Response Time

The following table describes the interrupt response time (from interrupt request generation to start of interrupt servicing).





# 7.8 Periods in Which Interrupts Are Not Acknowledged

An interrupt is acknowledged while an instruction is being executed. However, no interrupt will be acknowledged between an interrupt request non-sample instruction and the next instruction.

## Interrupt request non-sample instruction

- El instruction
- DI instruction
- LDSR reg2, 0x5 instruction (vs. PSW)

## 7.8.1 Interrupt request valid timing following El instruction

When an interrupt request is generated (IF flag = 1) in the status in which interrupts have been disabled by the DI instruction and interrupts are not masked (MK flag = 0), 7 system clocks are required until the interrupt request is acknowledged following execution of the EI instruction (interrupt enable). If the DI instruction (interrupt disable) is executed during the 7 system clocks, the interrupt request is not acknowledged by the CPU.

Therefore, instructions equivalent to 7 system clocks must be inserted as the number of instruction execution clocks after executing the El instruction (interrupt enable). However, securing 7 system clocks is disabled under the following conditions because an interrupt request is not acknowledged even if 7 system clocks are secured.

- In IDLE/STOP mode
- · When interrupt request non-sampling instruction is executed (instruction to manipulate PSW.ID bit)
- Access to interrupt request control register (xxICn)

The following shows an example of program processing.

#### [Program processing example]

DI			
:		;(MK flag = 0)	
:		; $\leftarrow$ Interrupt request generated (IF flag	= 1)
EI		;EI instruction executed	
NOP		;1 system clock	)
NOP		;1 system clock	
NOP		;1 system clock	Note
NOP		;1 system clock	
JR	LP1	;3 system clocks (branched to LP1 routine	ل (پ
:			
LP1		;LP1 routine	
DI		;After EI instruction executed, executed	at the 8th clock
		by NOP x 4 and JR instructions	
Note Do	not execute	the DI instruction (PSW.ID = 1) during this period.	
Remarks <sup>-</sup>	1. In this ex	kample, the DI instruction is executed at the 8th clock after EI ir	nstruction execution, so an
	interrup	t request is acknowledged by the CPU and the interrupt is servi	ced.
2	2. This tim	ning does not imply that the interrupt servicing routine instruct	ion is executed at the 8th
	clock af	ter El instruction. The interrupt servicing routine instruction is	executed 4 system clocks
	after inte	errupt request acknowledgement by the CPU.	
;	3. This exa	ample indicates the case where an interrupt request is generat	ted (IF flag = 1) before the
	El instru	uction is executed. In the case where an interrupt request is ge	enerated (IF flag = 1) after
	the EI i	instruction is executed, the interrupt request is also not acknow	nowledged by the CPU if
	interrup	ts are disabled (PSW.ID = 1) within 7 system clocks after the IF	<sup>:</sup> flag is set (1).



#### Figure 7-17. Pipeline Flow and Interrupt Request Generation Timing

# 7.9 Bit Manipulation Instruction of Interrupt Control Register on DMA Transfer

When using the DMA function, execute the DI instruction before performing bit manipulation of the interrupt control register (xxICn) in the EI status and execute the EI instruction after performing manipulation. Alternately, clear (0) the xxIF bit at the start of the interrupt servicing routine.

When not using the DMA function, these manipulations are not required.

Remark xx: Identification name of each peripheral unit (see Table 7-2) n: Peripheral unit number (see Table 7-2)
# 7.10 Key Interrupt Function

A key interrupt can be generated by inputting a falling edge to the key input pins (KR0 to KR7) by setting the key return mode register (KRM). The key return mode register (KRM) includes 5 bits. The KRM0 bit controls the KR0 to KR3 signals in 4-bit units and the KRM4 to KRM7 bits control corresponding signals from KR4 to KR7 (arbitrary setting from 4 to 8 bits is possible).

This register can be read/written in 8-bit or 1-bit units.



#### Table 7-4. Description of Key Return Detection Pin

Flag	Pin Description
KRM0	Controls KR0 to KR3 signals in 4-bit units
KRM4	Controls KR4 signal in 1-bit units
KRM5	Controls KR5 signal in 1-bit units
KRM6	Controls KR6 signal in 1-bit units
KRM7	Controls KR7 signal in 1-bit units



Figure 7-18. Key Return Block Diagram

# **CHAPTER 8 TIMER/COUNTER FUNCTION**

# 8.1 16-Bit Timers TM0, TM1, TM7

**Remark** n = 0, 1, 7 in section 8.1.

## 8.1.1 Outline

- 16-bit capture/compare registers: 2 (CRn0, CRn1)
- Independent capture/trigger inputs: 2 (TIn0, TIn1)
- Support of output of capture/match interrupt request signals (INTTMn0, INTTMn1)
- Event input (shared with TIn0) via digital noise eliminator and support of edge specifications
- Timer output operated by match detection: 1 each (TOn)
   When using the P104/TO0, P107/TO1, and P100/TO7 pins as TO0, TO1, and TO7 (timer output), set the value of port 10 (P10) to 0 (port mode output) and the port 10 mode register (PM10) to 0. The logical sum (ORed) value of the output of a port and a timer is output.

## 8.1.2 Function

TM0, TM1, and TM7 have the following functions.

- Interval timer
- PPG output
- Pulse width measurement
- External event counter
- Square wave output
- One-shot pulse output

Figure 8-1 shows the block diagram.





## (1) Interval timer

Generates an interrupt at preset time intervals.

#### (2) PPG output

Can output a square wave with a frequency and output-pulse width that can be set arbitrarily.

#### (3) Pulse width measurement

Can measure the pulse width of a signal input from an external source.

## (4) External event counter

Can measure the number of pulses of a signal input from an external source.

## (5) Square wave output

Can output a square wave of any frequency.

## (6) One-shot pulse output

Can output a one-shot pulse with any output pulse width.

## 8.1.3 Configuration

Timers 0, 1, and 7 include the following hardware.

Table 8-1.	Configuration o	of Timers 0, 1, a	and 7
------------	-----------------	-------------------	-------

Item	Configuration
Timer registers	16 bits × 3 (TM0, TM1, TM7)
Registers	Capture/compare registers: 16 bits $\times$ 6 (CRn0, CRn1)
Timer outputs	3 (TO0, TO1, TO7)
Control registers	16-bit timer mode control register n (TMCn)
	Capture/compare control register n (CRCn)
	16-bit timer output control register n (TOCn)
	Prescaler mode registers n0, n1 (PRMn0, PRMn1)

## (1) 16-bit timer registers 0, 1, 7 (TM0, TM1, TM7)

TMn is a 16-bit read-only register that counts count pulses.

The counter is incremented in synchronization with the rising edge of the input clock. If the count value is read during operation, input of the count clock is temporarily stopped, and the count value at that point is read. The count value is reset to 0000H in the following cases:

# <1> At RESET input

- <2> If TMCn3 and TMCn2 are cleared
- <3> If the valid edge of TIn0 is input in the clear & start mode set by inputting the valid edge of TIn0
- <4> If TMn and CRn0 match in the clear & start mode set on a match between TMn and CRn0
- <5> If OSPTn is set or if the valid edge of TIn0 is input in the one-shot pulse output mode

## (2) Capture/compare register n0 (CR00, CR10, CR70)

CRn0 is a 16-bit register that functions as a capture register and as a compare register. Whether this register functions as a capture or compare register is specified by bit 0 (CRCn0) of the CRCn register.

## (a) When using CRn0 as compare register

The value set to CRn0 is always compared with the count value of the TMn register. When the values of the two match, an interrupt request (INTTMn0) is generated. When TMn is used as an interval timer, CRn0 can also be used as a register that holds the interval time.

## (b) When using CRn0 as capture register

The valid edge of the TIn0 or TIn1 pin can be selected as a capture trigger. The valid edge for TIn0 or TIn1 is set by using the PRMn0 register.

When the valid edge for TIn0 pin is specified as the capture trigger, refer to **Table 8-2**. When the valid edge for TIn1 pin is specified as the capture trigger, refer to **Table 8-3**.

# Table 8-2. Valid Edge of TIn0 Pin and Capture Trigger of CRn0

ESn01	ESn00	Valid Edge of TIn0 Pin	CRn0 Capture Trigger
0	0	Falling edge	Rising edge
0	1	Rising edge	Falling edge
1	0	Setting prohibited	Setting prohibited
1	1	Both rising and falling edges	No capture operation

#### Table 8-3. Valid Edge of TIn1 Pin and Capture Trigger of CRn0

ESn11	ESn10	Valid Edge of TIn1 Pin	CRn0 Capture Trigger
0	0	Falling edge	Falling edge
0	1	Rising edge	Rising edge
1	0	Setting prohibited	Setting prohibited
1	1	Both rising and falling edges	Both rising and falling edges

CRn0 is set by a 16-bit memory manipulation instruction.

These registers can be read/written when used as compare registers, and can only be read when used as capture registers.

RESET input sets this register to 0000H.

Caution In the clear & start mode entered on a match between TMn and CRn0, set CRn0 to a value other than 0000H. In the free-running mode or the Tln0 valid edge clear mode, however, an interrupt request (INTTMn0) is generated after an overflow (FFFFH) when CRn0 is set to 0000H.

## (3) Capture/compare register n1 (CR01, CR11, CR71)

This is a 16-bit register that can be used as a capture register and a compare register. Whether it is used as a capture register or compare register is specified by bit 2 (CRCn2) of the CRCn register.

## (a) When using CRn1 as compare register

The value set to CRn1 is always compared with the count value of TMn. When the values of the two match, an interrupt request (INTTMn1) is generated.

## (b) When using CRn1 as capture register

The valid edge of the TIn1 pin can be selected as a capture trigger. The valid edge of TIn1 is specified using the PRMn0 register.

When the capture trigger is specified as the valid edge of TIn0, the relationship between the TIn0 valid edge and the CRn1 capture trigger is as follows.

ESn01	ESn00	TIn0 Pin Valid Edge	CRn1 Capture Trigger
0	0	Falling edge	Falling edge
0	1	Rising Edge	Rising Edge
1	0	Setting prohibited	Setting prohibited
1	1	Both rising and falling edges	Both rising and falling edges

# Table 8-4. TIn0 Pin Valid Edge and CRn1 Capture Trigger

CRn1 is set by a 16-bit memory manipulation instruction.

These registers can be read/written when used as compare registers, and can only be read when used as capture registers.

RESET input sets this register to 0000H.

Caution In the clear & start mode entered on a match between TMn and CRn0, set CRn1 to a value other than 0000H. In the free-running mode or the Tln1 valid edge clear mode, however, an interrupt request (INTTMn1) is generated after an overflow (FFFFH) when 0000H is set to CRn1.

## 8.1.4 Timer 0, 1, 7 control registers

The registers to control timers 0, 1, and 7 are shown below.

- 16-bit timer mode control register n (TMCn)
- Capture/compare control register n (CRCn)
- 16-bit timer output control register n (TOCn)
- Prescaler mode registers n0, n1 (PRMn0, PRMn1)

## (1) 16-bit timer mode control registers 0, 1, 7 (TMC0, TMC1, TMC7)

TMCn specifies the operation mode of the 16-bit timer, and the clear mode, output timing, and overflow detection of 16-bit timer register n.

TMCn is set by an 8-bit or 1-bit memory manipulation instruction.

RESET input clears TMC0, TMC1, and TMC7 to 00H.

Caution 16-bit timer register n starts operating when TMCn2 and TMCn3 are set to values other than 0, 0 (operation stop mode). To stop the operation, set TMCn2 and TMCn3 to 0, 0.

	After res	set: 00H R/	W	Add	ess: FFFF	=208H,	FFFF	FE218H, FFF	FF3A8H	
	7	6	5	4	3	2		1	0	
MCn	0	0	0	0	TMCn3	TMC	n2	TMCn1	OVFn	
	TMCn3	TMCn2	TMCn1	Selection mode and	operation I clear mode	9	Sele timir	ction TOn o	utput	Generation of interrupt
	0	0	0	Operation	stops (TMn	is N	ot aff	ected		Not generated
	0	0	0	cleared to	0)					C C
	0	1	0	Free-runni	ng mode	M C T	latch Rn0 Mn a	between TM or match be nd CRn1	In and tween	Generated on match between TMn and CRn
	0	1	1			M C T e	latch Rn0, Mn a dge c	between TM match betw nd CRn1, or of TIn0	In and een valid	and match between TMn and CRn1
	1	0	0	Clears and edge of Th	l starts at va n0	ilid M C T	latch Rn0 Mn a	between TM or match be nd CRn1	In and tween	
	1	0	1			M C T e	latch Rn0, Mn a dge c	between TM match betw nd CRn1, or of TIn0	In and een valid	
	1	1	0	Clears and match betw CRn0	l starts on ween TMn a	nd C	latch Rn0 Mn a	between TM or match be nd CRn1	In and tween	
	1	1	1			M C T e	latch Rn0, Mn a dge c	between TM match betw nd CRn1, or of TIn0	In and een valid	

OVFn	Detection of overflow of 16-bit timer register n
0	Did not overflow
1	Overflow occurred

Cautions 1. When a bit other than the OVFn flag is written, be sure to stop the timer operation.

- 2. The valid edge of the TIn0 pin is set by using prescaler mode register n0 (PRMn0).
  - 3. When a mode in which the timer is cleared and started on a match between TMn and CRn0 is selected, the OVFn flag is set to 1 when the count value of TMn changes from FFFFH to 0000H with CRn0 set to FFFFH.
  - 4. Be sure to set bits 7 to 4 to 0.

Remark	TOn:	Output p	oin d	of timer	n
--------	------	----------	-------	----------	---

- TIn0: Input pin of timer n
- TMn: 16-bit timer register n
- CRn0: Compare register n0
- CRn1: Compare register n1

# (2) Capture/compare control registers 0, 1, 7 (CRC0, CRC1, CRC7)

CRCn controls the operation of capture/compare register n (CRn0 and CRn1). CRCn is set by an 8-bit or 1-bit memory manipulation instruction. RESET input clears CRC0, CRC1, and CRC7 to 00H.



# (3) 16-bit timer output control registers 0, 1, 7 (TOC0, TOC1, TOC7)

TOCn controls the operation of the timer n output controller by setting or resetting the R-S flip-flop (LV0), enabling or disabling inverse output, enabling or disabling output of timer n, enabling or disabling one-shot pulse output operation, and selecting an output trigger for a one-shot pulse by software.

TOCn is set by an 8-bit or 1-bit memory manipulation instruction.

RESET input clears TOC0, TOC1, and TOC7 to 00H.

	7	6	5	4	3	2	1	0		
TOCn	0	OSPTn	OSPEn	TOCn4	LVSn	LVRn	TOCn1	TOEn		
	OSPTn		Control	of output trig	ger of one-s	hot pulse by	v software			
	0	No one-sh	ot pulse trig	ger						
	1	One-shot	pulse triggei	r used						
	OSPEn		Co	ontrol of one-	shot pulse c	output opera	tion			
	0	Successiv	e pulse outp	out						
	1	One-shot	pulse output	Note						
	TOCn4		Control of tir	mer output F	/F on match	between C	Rn1 and TM	า		
	0	Inverse tin	ner output F	/F disabled						
	1	Inverse tin	inverse timer output F/F enabled							
	LVSn	LVRn	LVRn Status setting of timer output F/F of timer n							
	0	0	0 Not affected							
	0	1	Timer out	out F/F reset	(0)					
	1	0	Timer out	put F/F set (1	)					
	1	1	Setting pro	ohibited						
	TOCn1	Contro	l of timer outr	out F/F on ma	tch between	CBn0 and T	Vin or Tin0 val	id edge		
	0	Inverse tin	ner output F	/F disabled		and T				
	1	Inverse tin	ner output F	/F enabled						
	TOEn			Control	of output of	timer n				
	0	Output dis	abled (outp	ut is fixed to	0 level)					
	1	Output en	abled		/					
te The or entere utions 1.	ne-shot pul d upon dete <b>Before se</b>	se output ection of the tting TOC	operates o e TIn0 valio <b>n, be sure</b>	only in the d edge. <b>to stop th</b>	free-runnii e timer op	ng mode a eration.	and in the	clear & s		

## (4) Prescaler mode registers 00, 01 (PRM00, PRM01)

PRM00 and PRM01 select the count clock of the 16-bit timer (TM0) and the valid edge of TI00 or TI01 input. PRM00 and PRM01 are set by an 8-bit memory manipulation instruction.

RESET input clears PRM00 and PRM01 to 00H.

	7	6	5	4	3	2	1	0			
PRM00	ES011	ES010	ES001	ES000	0	0	PRM01	PRM00			
			-	•				-			
After rese	t: 00H R/W	,	Addre	ss: FFFFF2	0EH						
_	7	6	5	4	3	2	1	0			
PRM01	0	0	0	0	0	0	0	PRM02			
	ES011	ES010		Se	lection of val	id edge of T	101				
	0	0	Falling edg	ge							
	0	1	Rising edg	Rising edge							
	1	0	Setting prohibited								
	1	1	Both rising and falling edges								
	ES001	ES000	Selection of valid edge of TI00								
	0	0	Falling edge								
	0	1	Rising edge								
	1	0	Setting pro	Setting prohibited							
	1	1	Both rising	and falling	edges						
					Cour	t clock sele	ction				
	PRM02	PRM01	PRM00	Co	unt clock		fxx				
						16	MHz	8 MHz			
	0	0	0	fxx/2		125 n	is 2	250 ns			
	0	0	1	fxx/16		1 <i>µ</i> s	2	2 μs			
	0	1	0	INTWTNI	Nete		-	_			
	0	1	1	TI00 valid	edge <sup>™ote</sup>		-	-			
	1	0	0	txx/4		250 n	is t	buu ns			
	1	U	1	IXX/04		4 μs	8	$\mu s$			
	- 1	1	0	fvv/256		16 //0		</td			

**Note** An external clock requires a pulse longer than twice the internal clock (fxx/2).

- Cautions 1. When selecting the valid edge of TI00 as the count clock, do not specify the valid edge of TI00 to clear and start the timer and as a capture trigger.
  - 2. Before setting data to PRM00 and PRM01, be sure to stop the timer operation.
  - 3. If the 16-bit timer (TM0) operation is enabled by specifying the rising edge or both edges as the valid edge of the TI00 or TI01 pin while the TI00 or TI01 pin is high level immediately after system reset, the rising edge is detected immediately after specification of the rising edge or both edges. Care is therefore needed when pulling up the TI00 or TI01 pin. However, the rising edge is not detected when operation is enabled after it has been stopped.

# (5) Prescaler mode registers m0, m1 (PRMm0, PRMm1)

PRMm0 and PRMm1 select the count clock of the 16-bit timer (TM1, TM7) and the valid edge of the TIm0, TIm1 input. PRMm0 and PRMm1 are set by an 8-bit memory manipulation instruction (m = 1, 7). RESET input clears PRMm0 and PRMm1 to 00H.

	7	6	5	4	3	2	1	0			
PRMm0	ESm11	ESm10	ESm01	ESm00	0	0	PRMm1	PRMm0			
After rese	et: 00H R/W		Addre	ss: FFFFF21	EH, FFFFF	3AEH					
	7	6	5	4	3	2	1	0			
PRMm1	0	0	0	0	0	0	0	PRMm2			
			-								
	ESm11	ESm10		Sele	ction of vali	d edge of TIm	1				
	0	0	Falling ed	ge							
	0	1	Rising edg	Rising edge							
	1	0	Setting prohibited								
	1	1	Both rising and falling edges								
	ESm01	ESm00	Selection of valid edge of TIm0								
	0	0	Falling edge								
	0	1	Rising edg	je							
	1	0	Setting prohibited								
	1	1	Both rising	g and falling e	dges						
					Cour	t clock select	ion				
	PRMm2	PRMm1	PRMm0	Cou	nt clock		fxx				
				<i>.</i>		16 M	Hz	8 MHz			
	0	0	0	fxx/2		125 ns	25	ou ns			
	0	1	1	1XX/4		250 115	50				
	0		0	TXX/16	l Note	Τμs	2	μs			
	0	1	1		edge	-	<u> </u>	_			
		0	0	fxx/32		2 µs	4	μs			
		0		fxx/128		8 µs	16	ρμs			
		1	0	1xx/256	aibitad	16 μs	32	<i>μ</i> s			
	1	1	1	Setting pro	DeJIQIE	-		-			

- Cautions 1. When selecting the valid edge of TIm0 as the count clock, do not specify the valid edge of TIm0 to clear and start the timer and as a capture trigger.
  - 2. Before setting data to PRMm0, PRMm1, be sure to stop the timer operation.
  - 3. If the 16-bit timer (TM1, TM7) operation is enabled by specifying the rising edge or both edges for the valid edge of the TIm0, TIm1 pin while the TIm0, TIm1 pin is high level immediately after system reset, the rising edge is detected immediately after specification of the rising edge or both edges. Care is therefore needed when pulling up the TIm0, TIm1 pin. However, the rising edge is not detected when operation is enabled after it has been stopped.

**Remark** m = 1, 7

## 8.2 Operation of 16-Bit Timers TM0, TM1, TM7

**Remark** n = 0, 1, 7 in section 8.2.

#### 8.2.1 Operation as interval timer

TMn operates as an interval timer when 16-bit timer mode control register n (TMCn) and capture/compare control register n (CRCn) are set as shown in Figure 8-2.

In this case, TMn repeatedly generates an interrupt at the time interval specified by the count value preset to 16-bit capture/compare register n0 (CRn0).

When the count value of TMn matches the set value of CRn0, the value of TMn is cleared to 0, and the timer continues counting. At the same time, an interrupt request signal (INTTMn0) is generated.

The count clock of the 16-bit timer/event counter can be selected by bits 0 and 1 (PRMn0 and PRMn1) of prescaler mode register n0 (PRMn0) and by bits 0 (PRMn2) of prescaler mode register n1 (PRMn1).





Figure 8-3. Configuration of Interval Timer







## 8.2.2 PPG output operation

TMn can be used for PPG (Programmable Pulse Generator) output by setting 16-bit timer mode control register n (TMCn) and capture/compare control register n (CRCn) as shown in Figure 8-5.

The PPG output function outputs a square wave from the TOn pin with a cycle specified by the count value preset to 16-bit capture/compare register n0 (CRn0) and a pulse width specified by the count value preset to 16-bit capture/compare register n1 (CRn1).









Figure 8-7. PPG Output Operation Timing



#### 8.2.3 Pulse width measurement

16-bit timer register n (TMn) can be used to measure the pulse widths of the signals input to the TIn0 and TIn1 pins.

Measurement can be carried out with TMn used as a free-running counter or by restarting the timer in synchronization with the edge of the signal input to the TIn0 pin.

#### (1) Pulse width measurement with free-running counter and one capture register

If the edge specified by prescaler mode register n0 (PRMn0) is input to the TIn0 pin when 16-bit timer register n (TMn) is used as a free-running counter (refer to **Figure 8-8**), the value of TMn is loaded to 16-bit capture/compare register n1 (CRn1), and an external interrupt request signal (INTTMn1) is set.

The edge is specified using bits 6 and 7 (ESn10 and ESn11) of prescaler mode register n0 (PRMn0). The rising edge, falling edge, or both edges can be selected.

The valid edge is detected by sampling with a count clock cycle selected by prescaler mode register n0 and n1 (PRMn0, PRMn1), and the capture operation is not performed until the valid level is detected two times, eliminating noise with a short pulse width.







## Figure 8-9. Configuration for Pulse Width Measurement with Free-Running Counter





## (2) Measurement of two pulse widths with free-running counter

The pulse widths of the two signals respectively input to the TIn0 and TIn1 pins can be measured when 16-bit timer register n (TMn) is used as a free-running counter (refer to **Figure 8-11**).

When the edge specified by bits 4 and 5 (ESn00 and ESn01) of prescaler mode register n0 (PRMn0) is input to the TIn0 pin, the value of TMn is loaded to 16-bit capture/compare register n1 (CRn1) and an external interrupt request signal (INTTMn1) is set.

When the edge specified by bits 6 and 7 (ESn10 and ESn11) of PRMn0 is input to the TIn1 pin, the value of TMn is loaded to 16-bit capture/compare register n0 (CRn0), and an external interrupt request signal (INTTMn0) is set. The edges of the TIn0 and TIn1 pins are specified by bits 4 and 5 (ESn00 and ESn01) and bits 6 and 7 (ESn10 and ESn11) of PRMn0, respectively. The rising, falling, or both rising and falling edges can be specified.

The valid edge is detected by sampling with a count clock cycle selected by prescaler mode register n0 and n1 (PRMn0, PRMn1), and the capture operation is not performed until the valid level is detected two times, eliminating noise with a short pulse width.

#### Figure 8-11. Control Register Settings for Measurement of Two Pulse Widths with Free-Running Counter



# • Capture operation (free-running mode)

The following figure illustrates the operation of the capture register when the capture trigger is input.



Figure 8-12. CRn1 Capture Operation with Rising Edge Specified





## (3) Pulse width measurement with free-running counter and two capture registers

When 16-bit timer register n (TMn) is used as a free-running counter (refer to **Figure 8-14**), the pulse width of the signal input to the TIn0 pin can be measured.

When the edge specified by bits 4 and 5 (ESn00 and ESn01) of prescaler mode register n0 (PRMn0) is input to the TIn0 pin, the value of TMn is loaded to 16-bit capture/compare register n1 (CRn1), and an external interrupt request signal (INTTMn1) is set.

The value of TMn is also loaded to 16-bit capture/compare register n0 (CRn0) when an edge that is the reverse of the one that triggers capturing to CRn1 is input.

The edge of the TIn0 pin is specified by bits 4 and 5 (ESn00 and ESn01) of prescaler mode register n0 (PRMn0). The rising or falling edge can be specified.

The valid edge of TIn0 is detected by sampling with a count clock cycle selected by prescaler mode register n0 and n1 (PRMn0, PRMn1), and the capture operation is not performed until the valid level is detected two times, eliminating noise with a short pulse width.

# Caution If the valid edge of the TIn0 pin is specified to be both the rising and falling edges, capture/compare register n0 (CRn0) cannot perform a capture operation.







Figure 8-15. Timing of Pulse Width Measurement with Free-Running Counter and Two Capture Registers (with Rising Edge Specified)

## (4) Pulse width measurement by restarting

When the valid edge of the TIn0 pin is detected, the pulse width of the signal input to the TIn0 pin can be measured by clearing 16-bit timer register n (TMn) once and then resuming counting after loading the count value of TMn to 16-bit capture/compare register n1 (CRn1). (See **Figure 8-17**)

The edge is specified by bits 4 and 5 (ESn00 and ESn01) of prescaler mode register n0 (PRMn0). The rising or falling edge can be specified.

The valid edge is detected by sampling with a count clock cycle selected by prescaler mode register n0 and n1 (PRMn0, PRMn1) and the capture operation is not performed until the valid level is detected two times, eliminating noise with a short pulse width.

# Caution If the valid edge of the TIn0 pin is specified to be both the rising and falling edges, capture/compare register n0 (CRn0) cannot perform a capture operation.



Figure 8-16. Control Register Settings for Pulse Width Measurement by Restarting

Figure 8-17. Timing of Pulse Width Measurement by Restarting (with Rising Edge Specified)



## 8.2.4 Operation as external event counter

TMn can be used as an external event counter that counts the number of clock pulses input to the TIn0 pin from an external source by using 16-bit timer register n (TMn).

Each time the valid edge specified by prescaler mode register n0 (PRMn0) has been input, TMn is incremented.

When the count value of TMn matches the value of 16-bit capture/compare register n0 (CRn0), TMn is cleared to 0, and an interrupt request signal (INTTMn0) is generated.

The edge is specified by bits 4 and 5 (ESn00 and ESn01) of prescaler mode register n0 (PRMn0). The rising, falling, or both the rising and falling edges can be specified.

The valid edge is detected by sampling with a count clock cycle of  $f_{xx}/2$ , and the capture operation is not performed until the valid level is detected two times, eliminating noise with a short pulse width.



Figure 8-18. Control Register Settings in External Event Counter Mode



Figure 8-19. Configuration of External Event Counter

Figure 8-20. Timing of External Event Counter Operation (with Rising Edge Specified)

TIn0 pin input				
TMn count value	ХоооонХооо1нХооо2нХооознХооо4нХооо5нХ	% X N-1 X N X0000HX0001HX0002HX0003HX		
CRn0	N	( <u>}</u>		
INTTMn0		"		
Caution Read TMn when reading the count value of the external event counter.				

## 8.2.5 Operation as square-wave output

TMn can be used to output a square wave with any frequency at an interval specified by the count value preset to 16-bit capture/compare register n0 (CRn0).

By setting bits 0 (TOEn) and 1 (TOCn1) of 16-bit timer output control register n (TOCn) to 1, the output status of the TOn pin is reversed at an interval specified by the count value preset to CRn1. In this way, a square wave of any frequency can be output.



## Figure 8-21. Control Register Settings in Square-Wave Output Mode

			(
Count clock_			°,
 TMn count value		Х N-1 X N ХоооонХооо1нХооо2нХ	<sup>55</sup> 57 Х N-1 Х N Х 0000Н
CRn0	<u> </u>		\ <u>}</u>
INTTMn0_	<u> </u>	,	"
TOn pin output	<u>}</u>	,	<u></u>

## Figure 8-22. Timing of Square-Wave Output Operation

## 8.2.6 Operation as one-shot pulse output

TMn can output a one-shot pulse in synchronization with a software trigger and an external trigger (TIn0 pin input).

#### (1) One-shot pulse output with software trigger

A one-shot pulse can be output from the TOn pin by setting 16-bit timer mode control register n (TMCn), capture/compare control register n (CRCn), and 16-bit timer output control register n (TOCn) as shown in Figure 8-23, and by setting bit 6 (OSPTn) of TOCn by software.

By setting OSPTn to 1, the 16-bit timer/event counter is cleared and started, and its output is asserted at the count value (N) preset to 16-bit capture/compare register n1 (CRn1). After that, the output is deasserted at the count value (M) preset to 16-bit capture/compare register n0 (CRn0)<sup>Note</sup>.

Even after a one-shot pulse has been output, TMn continues its operation. To stop TMn, TMCn must be reset to 00H.

- **Note** This is an example when N < M. When N > M, the output becomes active at the CRn0 value and inactive at the CRn1 value.
- Caution Do not set OSPTn to 1 while a one-shot pulse is being output. To output a one-shot pulse again, wait until the current one-shot pulse output ends.



### Figure 8-23. Control Register Settings for One-Shot Pulse Output with Software Trigger



Figure 8-24. Timing of One-Shot Pulse Output Operation with Software Trigger

#### (2) One-shot pulse output with external trigger

A one-shot pulse can be output from the TOn pin by setting 16-bit timer mode control register n (TMCn), capture/compare control register n (CRCn), and 16-bit timer output control register n (TOCn) as shown in Figure 8-25, and by using the valid edge of the TIn0 pin as an external trigger.

The valid edge of the TIn0 pin is specified by bits 4 and 5 (ESn00 and ESn01) of prescaler mode register n0 (PRMn0). The rising, falling, or both the rising and falling edges can be specified.

When the valid edge of the TIn0 pin is detected, the 16-bit timer/event counter is cleared and started, and the output is asserted at the count value (N) preset to 16-bit capture/compare register n1 (CRn1).

After that, the output is deasserted at the count value (M) preset to 16-bit capture/compare register n0 (CRn0)<sup>Note</sup>.

- **Note** This is an example when N < M. When N > M, the output becomes active at the CRn0 value and inactive at the CRn1 value.
- Caution If an external trigger occurs while a one-shot pulse is being output, the 16-bit timer/event counter is cleared and started and a one-shot pulse is output again.



## Figure 8-25. Control Register Settings for One-Shot Pulse Output with External Trigger



## Figure 8-26. Timing of One-Shot Pulse Output Operation with External Trigger (with Rising Edge Specified)

## 8.2.7 Cautions

# (1) Error on starting timer

An error of up to 1 clock occurs before the match signal is generated after the timer has been started. This is because 16-bit timer register n (TMn) is started asynchronously to the count pulse.

Figure 8-27. Start Timing of 16-Bit Timer Register n



# (2) 16-bit capture/compare register setting (in the clear & start mode entered on match between TMn and CRn0)

Set 16-bit capture/compare registers n0, n1 (CRn0, CRn1) to a value other than 0000H (a 1-pulse count operation is disabled when these registers are used as event counters).

## (3) Setting compare register during timer count operation

If the value to which the current value of 16-bit capture/compare register n0 (CRn0) has been changed is less than the value of 16-bit timer register n (TMn), TMn continues counting, overflows, and starts counting again from 0.

If the new value of CRn0 (M) is less than the old value (N), the timer must be restarted after the value of CRn0 has been changed.



Figure 8-28. Timing After Changing Compare Register During Timer Count Operation

Remark N > X > M
# (4) Data hold timing of capture register

If the valid edge is input to the TIn0 pin while 16-bit capture/compare register n1 (CRn1) is read, CRn1 performs a capture operation, but this capture value is not guaranteed. However, the interrupt request signal (INTTMn1) is set as a result of detection of the valid edge.



#### Figure 8-29. Data Hold Timing of Capture Register

# (5) Setting valid edge

Before setting the valid edge of the TIn0 pin, stop the timer operation by resetting bits 2 and 3 (TMCn2 and TMCn3) of 16-bit timer mode control register n to 0, 0. Set the valid edge by using bits 4 and 5 (ESn00 and ESn01) of prescaler mode register n0 (PRMn0).

# (6) Re-triggering one-shot pulse

## (a) One-shot pulse output via software

When a one-shot pulse is output, do not set OSPTn to 1. Do not output the one-shot pulse again until the current one-shot pulse output ends.

## (b) One-shot pulse output via external trigger

Even if the external trigger is generated again while a one-shot pulse is being output, it is ignored.

## (c) One-shot pulse output function

When using a software trigger for one-shot pulse output of timers 0, 1, and 7, the level of the TIn0 pin or its alternate-function pin cannot be changed.

The reason for this is that the timer is inadvertently cleared and started at the level of the TIn0 pin or its alternate-function pin and pulses are output at an unintended timing because the external trigger is valid.

# (7) Operation of OVFn flag

## (a) OVFn flag set

The OVFn flag is set to 1 in the following case in addition to when an overflow of the TMn register occurs: Selection of mode in which TM0 is cleared and started on match between TMn and CRn0.

 $\downarrow$ 

CRn0 set to FFFFH

 $\downarrow$ 

When TMn is cleared from FFFFH to 0000H by a match with CRn0.

Figure 8-30. Operation Timing of OVFn Flag

Count pulse		
CRn0	FFFFH	
TMn	Х	
OVFn		
INTTMn0		

# (b) Clear OVFn flag

Even if the OVFn flag is cleared before the next count clock is counted (before TMn becomes 0001H) after TMn has overflowed, the OVFn flag is set again and the clear becomes invalid.

# (8) Conflicting operations

## (a) If the read period and capture trigger input conflict

When 16-bit capture/compare registers n0 and n1 (CRn0, CRn1) are used as capture registers, if the read period and capture trigger input conflict, the capture trigger has priority. The read data of CRn0 and CRn1 is undefined.

# (b) If the match timings of the write period and TMn conflict

When 16-bit capture/compare registers n0 and n1 (CRn0, CRn1) are used as capture registers, because match detection cannot be performed correctly if the match timings of the write period and 16-bit timer register n (TMn) conflict, do not write to CRn0 and CRn1 close to the match timing.

#### (9) Timer operation

## (a) CRn1 capture

Even if 16-bit timer register n (TMn) is read, a capture to 16-bit capture/compare register n1 (CRn1) is not performed.

# (b) Acknowledgement of TIn0 and TIn1 pins

When the timer is stopped, input signals to the TIn0 and TIn1 pins are not acknowledged, regardless of the CPU operation.

# (c) One-shot pulse output

The one-shot pulse output operates correctly only in free-running mode or in clear & start mode set at the valid edge of the TIn0 pin. A one-shot pulse cannot be output in the clear & start mode set on a match of TMn and CRn0 because an overflow does not occur.

# (10) Capture operation

# (a) If the valid edge of TIn0 is specified for the count clock

When the valid edge of TIn0 is specified for the count clock, the capture register with TIn0 specified as a trigger will not operate correctly.

## (b) If both rising and falling edges are selected as the valid edge of TIn0

If both rising and falling edges are selected as the valid edge of TIn0, a capture operation is not performed.

## (c) To capture the signals correctly from TIn0 and TIn1

The capture trigger needs a pulse longer than twice the count clock selected by prescaler mode registers n0 and n1 (PRMn0, PRMn1) in order to correctly capture the signals from TIn1 and TIn0.

# (d) Interrupt request input

Although a capture operation is performed at the falling edge of the count clock, interrupt request inputs (INTTMn0, INTTMn1) are generated at the rising edge of the next count clock.

## (11) Compare operation

## (a) When rewriting CRn0 and CRn1 during timer operation

When rewriting 16-bit timer capture/compare registers n0 and n1 (CRn0, CRn1), if the value is close to or larger than the timer value, the match interrupt request generation or clear operation may not be performed correctly.

## (b) When CRn0 and CRn1 are set to compare mode

When CRn0 and CRn1 are set to compare mode, they do not perform a capture operation even if a capture trigger is input.

# (12) Edge detection

## (a) When the TIn0 or TIn1 pin is high level immediately after a system reset

When the TIn0 or TIn1 pin is high level immediately after a system reset, if the valid edge of the TIn0 or TIn1 pin is specified as the rising edge or both rising and falling edges, and the operation of 16-bit timer/counter n (TMn) is then enabled, the rising edge will be detected immediately. Care is therefore needed when the TIn0 or TIn1 pin is pulled up. However, when operation is enabled after being stopped, the rising or falling edge is not detected.

#### (b) Sampling clock for noise elimination

The sampling clock for noise elimination differs depending on whether the TIn0 valid edge is used as a count clock or a capture trigger. The former is sampled by fxx/2, and the latter is sampled by the count clock selected using prescaler mode registers n0 or n1 (PRMn0, PRMn1). Detecting the valid edge can eliminate short pulse width noise because a capture operation is performed only after the valid edge is sampled and a valid level is detected twice.

# 8.3 16-Bit Timers TM2 to TM6

**Remark** n = 2 to 6 in section 8.3.

# 8.3.1 Functions

TM2 to TM5 have the following functions.

- PWM output with 16-bit resolution
- Interval timer with 16-bit resolution
- External event counter with 16-bit resolution
- Square-wave output with 16-bit resolution

TM6 has the following function.

• Interval timer with 16-bit resolution



# Figure 8-31. Block Diagram of TM2 to TM6

# 8.3.2 Configuration

Timer n includes from the following hardware.

## Table 8-5. Configuration of Timers 2 to 6

Item	Configuration
Timer registers	16-bit counters 2 to 6 (TM2 to TM6)
Registers	16-bit compare registers 2 to 6 (CR2 to CR6)
Timer outputs	TO2 to TO5
Control registers	Timer clock selection registers 20 to 60 and 21 to 61 (TCL20 to TCL60 and TCL21 to TCL61) 16-bit timer mode control registers 20 to 60 (TMC20 to TMC60)

## (1) 16-bit counters 2 to 6 (TM2 to TM6)

TMn is a 16-bit read-only register that counts the count pulses.

The counter is incremented in synchronization with the rising edge of the count clock.

When the count is read out during operation, the count clock input temporarily stops and the count is read at that time. In the following cases, the count becomes 0000H.

- (1) RESET is input.
- (2) TCEn is cleared.
- (3) TMn and CRn match in the clear and start mode that occurs when TMn and CRn0 match.

# (2) 16-bit compare registers 2 to 6 (CR2 to CR6)

The value set in CRn is always compared to the count in 16-bit counter n (TMn). If the two values match, an interrupt request (INTTMn) is generated (except in the PWM mode).

# Caution Stop the 16-bit timer count operation before changing the set value of 16-bit compare registers 2 to 6 (CR2 to CR6).

# 8.3.3 Timer n control register

The following two types of registers control timer n.

- Timer clock selection registers n0, n1 (TCLn0, TCLn1)
- 16-bit timer mode control register n (TMCn)
- (1) Timer clock selection registers 20 to 60 and 21 to 61 (TCL20 to TCL60 and TCL21 to TCL61)

These registers set the count clock of timer n.

TCLn0 and TCLn1 are set by an 8-bit memory manipulation instruction.

RESET input sets these registers to 00H.

	7	6	5		4	3		2	1	0
TCLm0	0	0	0		0	0	TC	Lm2	TCLm	1 TCLm0
(m = 2, 3)		·		•						
After rese	t: 00H R/	N	A	ddress:	FFFF	F24EH, FFFF	F2EEH	4		
	7	6	5		4	3		2	1	0
TCLm1	0	0	0		0	0		0	0	TCLm3
(m = 2, 3)										•
							Count	oook or		
	TCI m3	TCI m2	TCI m1	TCI m		(	Journ	COCK SE	f	<b>/</b> Y
	. ••					Count clock	-	16	MHz	8 MHz
	0	0	0	0	Th	m falling edge			_	_
	0	0	0	1	Th	m rising edge			_	_
	0	0	1	0	fxx	/4		250 ns	5	500 ns
	0	0	1	1	fxx	/8		500 ns	;	1 <i>µ</i> s
	0	1	0	0	fxx	/16		1 <i>µ</i> s		2 <i>µ</i> s
	0	1	0	1	fxx	/32		2 <i>µ</i> s		4 <i>μ</i> s
	0	1	1	0	fxx	/128		8 <i>µ</i> s		16 <i>μ</i> s
	0	1	1	1	fxx	/512		32 <i>µ</i> s		64 <i>µ</i> s
	1	0	0	0	Se	etting prohibite	ed		_	-
	1	0	0	1	Se	etting prohibite	d		_	-
	1	0	1	0	fxx	/64		4 <i>µ</i> s		8 <i>µ</i> s
	1	0	1	1	fxx	/256		16 <i>μ</i> s		32 <i>µ</i> s
	1	1	0	0	Se	etting prohibite	ed		_	-
	1	1	0	1	Se	etting prohibite	d		_	-
	1	1	1	0	Se	etting prohibite	d		_	
	1	1	1	1	Se	etting prohibite	ed		_	-

Cautions 1. When TCLm0 and TCLm1 are overwritten by different data, write after temporarily stopping the timer.

2. Be sure to set bits 3 to 7 to in TCLm0 to 0, and bits 1 to 7 in TCLm1 to 0.

	7	6	5	<u>.</u>	4	3	2	1	0
TCLm0	0	0	0		0	0	TCLm2	TCLr	n1 TCLm
(m = 4, 5)									
After rese	et: 00H R/	w	Д	ddress: F	FFFF2	6EH, FFFF	33EH		
	7	6	5		4	3	2	1	0
TCLm1	0	0	0		0	0	0	0	TCLm
(m = 4, 5)								•	·
						C	ount clock	selection	
	TCLm3	TCLm2	TCLm1	TCLm0		Count clock		1	fxx
							16	MHz	8 MHz
	0	0	0	0	TIM	falling edge		-	-
	0	0	0	1	1 Im	rising edge	050 -	-	-
	0	0	1	0	TXX/4		250 r	S	500 ns
	0	1	0	1	1XX/0	6	1 //2	5	$1 \mu s$
	0	1	0	1	fyy/3	2	1 μs		2 μs
	0	1	1	0	fxx/1	28	<u>2 μ</u> σ		16 μs
	0	1	1	1	fx⊤ (s	ubclock)	30.5	us	30.5 μs
	1	0	0	0	Setti	ng prohibited	, k	_	
	1	0	0	1	Setti	ng prohibited	k	_	-
	1	0	1	0	fxx/6	4	4 <i>μ</i> s		8 <i>µ</i> s
	1	0	1	1	fxx/2	56	16 <i>μ</i> s		32 <i>µ</i> s
	1	1	0	0	Setti	ng prohibited	k	-	-
	1	1	0	1	Setti	ng prohibited	k	-	_
	1	1	1	0	Setti	ng prohibited	k	-	-
	1	1	1	1	Setti	ng prohibited	k	_	-

2. Be sure to set bits 3 to 7 of TCLm0 and bits 1 to 7 of TCLm1 to 0.

Atter rese	τ: 00H R/	vv	A	aaress: F	FFFF2	84H				
	7	6	5		4	3	2	1		0
TCL60	0	0	0		0	0	TCL62	TCL6	51	TCL60
After rese	t: 00H R/	W	A	ddress: F	FFFF2	8EH				
	7	6	5		4	3	2	1		0
TCL61	0	0	0		0	0	0	0		TCL63
						Co	unt clock s	election		
	TCL63	TCL62	TCL61	TCL60		Count clock		fz	xx	
							16	MHz		8 MHz
	0	0	0	0	Setti	ng prohibited		_		_
	0	0	0	1	Setti	ng prohibited		_		-
	0	0	1	0	fxx/4		250 ns	6	500	ns
	0	0	1	1	fxx/8		500 ns	5	1 µs	S
	0	1	0	0	fxx/1	6	1 <i>µ</i> s		2 µs	S
	0	1	0	1	fxx/3	2	2 <i>µ</i> s		4 µs	S
	0	1	1	0	fxx/6	4	4 <i>μ</i> s		8 µs	S
	0	1	1	1	fxx/1	28	8 <i>µ</i> s		16	иs
	1	0	0	0	Setti	ng prohibited		_		-
	1	0	0	1	Setti	ng prohibited		_		-
	1	0	1	0	fxx/2	56	16 <i>μ</i> s		32 /	иs
	1	0	1	1	fxx/5	12	32 <i>µ</i> s		64 /	иs
	1	1	0	0	Setti	ng prohibited		_		-
	1	1	0	1	Setti	ng prohibited		_		-
	1	1	1	0	Setti	ng prohibited		_		-
	1	1	1	1	тмо	overflow sign	al			

Cautions 1. When TCL60 and TCL61 are overwritten by different data, write after temporarily stopping the timer.

2. Be sure to set bits 3 to 7 of TCL60 and bits 1 to 7 of TCL61 to 0.

# (2) 16-bit timer mode control registers 20 to 60 (TMC20 to TMC60)

The TMCn0 register makes the following five settings.

- (1) Controls the counting by 16-bit counter n (TMn)
- (2) Selects the operation mode of 16-bit counter n (TMn)
- (3) Sets the state of the timer output flip-flop
- (4) Controls the timer flip-flop or selects the active level in the PWM (free-running) mode
- (5) Controls timer output

TMCn0 is set by an 8-bit or 1-bit memory manipulation instruction.

RESET input sets these registers to 04H (although the state of hardware is initialized to 04H, 00H is read when reading).

# CHAPTER 8 TIMER/COUNTER FUNCTION

			TMO	C30 FFFF	F0E6H	TN	IC60 FFFFF2	286H	
	7	6	5	40 FFFF	-266H 3	2	1	0	
TMCn0	TCEn0	TMCn06	0	0	LVSm0	LVRm0	TMCm01	TOEm	
(m = 2 to 6)			1						
	TCEn0			TMn	count operatio	n control			
	0	Counting is o	Counting is disabled after the counter is cleared to 0 (prescaler disabled)						
	1	Start count of	Start count operation						
	TMCp06			TMp.c	perating mode	selection			
	0	Clear & start	Clear & start mode when TMn and CPn match						
	1	PWM (free-r							
	<u> </u>								
	LVSm0	LVRm0	VRm0 Setting state of timer output flip-flop						
	0	0	Not change						
	0	1	Reset timer output flip-flop to 0						
	1	0	Set timer output flip-flop to 1						
	1	1	Setting prohibited						
	TMCm01	Other th	Other than PWM (free-running) mode (TMCn06 = 0)				PWM (free-running) mode (TMCn06 = 1)		
			Controls time	· F/F		Selects active level			
	0	Inversion op	eration disabled		Act	ive high			
	1	Inversion op	eration enabled		Act	ve low			
	TOEm0			Т	ïmer output co	ontrol			
	0	Output disat	led (port mode)						
	1	Output enab	led						
Cautio	Dons 1. Whe A lo	en using as t gical sum (O	he timer out Red) value of	put pin (1 the timer	Om), set th output valu	e port value e is output.	to 0 (port n	node out	

2. If LVSm0 and LVRm0 are read after setting data, 0 is read.

# 8.4 16-Bit Timer (TM2 to TM6) Operation

```
Remark n = 2 to 6 and m = 2 to 5 in section 8.4.
```

## 8.4.1 Operation as interval timer

The timer operates as an interval timer that repeatedly generates interrupts at the interval specified by the count value preset to 16-bit compare register n (CRn).

If the count value of 16-bit counter n (TMn) matches the set value of CRn, the value of TMn is cleared to 0 and the timer continues counting, and an interrupt request signal (INTTMn) is generated.

The TMn count clock can be selected by bits 0 to 2 (TCLn0 to TCLn2) of timer clock selection register n0 (TCLn0) and by bit 0 (TCLn3) of timer clock selection register n1 (TCLn1).

#### Setting method

#### (1) Set each register.

- TCLn0, TCLn1: Select the count clock.
- CRn: Compare value
- TMCn0: Selects the clear and start mode when TMn and CRn match.

 $(TMCn0 = 0000xxx0B, \times = don't care)$ 

- (2) When TCEn0 = 1 is set, counting starts.
- (3) When the values of TMn and CRn match, INTTMn is generated (TMn is cleared to 0000H).
- (4) INTTMn is then repeatedly generated during the same interval. When counting stops, set TCEn0 = 0.



## Figure 8-32. Timing of Interval Timer Operation (1/2)



Figure 8-32. Timing of Interval Timer Operation (2/2)

# 8.4.2 Operation as external event counter

The external event counter counts the number of external clock pulses that are input to TIm.

Each time a valid edge specified by timer clock selection register m0, m1 (TCLm0, TCLm1) is input, TMm is incremented. The edge setting can be selected to be either a rising or falling edge.

If the total of TMm and the value of 16-bit compare register m (CRm) match, TMm is cleared to 0 and an interrupt request signal (INTTMm) is generated.

INTTMm is generated each time the TMm value matches the CRm value.

Figure 8-33.	Timing of External	Event Counter	Operation	(with	<b>Rising Edge</b>	specified)
--------------	--------------------	---------------	-----------	-------	--------------------	------------

TIm_			
TMm count value	ХооонХооо1нХооо2нХооо3нХооо4нХооо5нХ	∑ X №1X №	X0000HX0001HX0002HX0003HX
CRm -		N S	
INTTMm_		<u>}</u>	<u></u>

## 8.4.3 Operation as square-wave output

A square-wave with any frequency is output at the interval preset to 16-bit compare register m (CRm).

By setting bit 0 (TOEm0) of 16-bit timer mode control register m0 (TMCm0) to 1, the output state of TOm is inverted at an interval specified by the count value preset to CRm. Therefore, a square-wave of any frequency (duty factor = 50%) can be output.

# Setting method

\*

(1) Set the registers.

- Sets the port latch and port mode register to 0
- TCLm0, TCLm1: Selects the count clock
- CRm: Compare value
- TMCm0: Clear and start mode when TMm and CRm match

LVSm0	LVRm0	Setting state of timer output flip-flop
1	0	High-level output
0	1	Low-level output

Inversion of timer output flip-flop enabled

Timer output enabled  $\rightarrow$  TOEm0 = 1

- (2) When TCEm0 = 1 is set, the counter starts operating.
- (3) If the values of TMm and CRm match, the timer output flip-flop inverts. Also, INTTMm is generated and TMm is cleared to 0000H.
- (4) The timer output flip-flop is then inverted at the same interval and a square-wave is output from TOm.

#### Figure 8-34. Square-Wave Output Operation Timing

TMm count value 0	0000HX0001HX0002HX Jount start	<u> </u>	X0000HX0001HX0002HX	<u>, X N-1 X N</u>	Хоооон
CRm	Ν	- <u>{}</u>		ss	
TOm				;; <del></del>	1
Note The initial value	of TOm output car	n be set using b	its 3 and 2 (LVSm0, L	VRm0) of the	TMCm0 register.

## 8.4.4 Operation as 16-bit PWM output

By setting bit 6 (TMCm6) of 16-bit timer mode control register m0 (TMCm0) to 1, the timer operates as a PWM output.

Pulses with the duty factor determined by the value set in 16-bit compare register m (CRm) are output from TOm.

Set the width of the active level of the PWM pulse to CRm. The active level can be selected by bit 1 (TMCm01) of TMCm0.

The count clock can be selected by bits 0 to 2 (TCLm0 to TCLm2) of timer clock selection register m0 (TCLm0) and by bit 0 (TCLm3) of timer clock selection register m1 (TCLm1).

The PWM output can be enabled and disabled by bit 0 (TOEm0) of TMCm0.

## (1) Basic operation of the PWM output

## Setting method

- (1) Set the port latch and port mode register n to 0.
- (2) Set the active level width in 16-bit compare register m (CRm).
- (3) Select the count clock using timer clock selection register m0, m1 (TCLm0, TCLm1).
- (4) Set the active level in bit 1 (TMCm01) of TMCm0.
- (5) If bit 7 (TCEm0) of TMCm0 is set to 1, counting starts. To stop counting, set TCEm0 to 0.

# PWM output operation

- (1) When counting starts, the PWM output (output from TOm) outputs an inactive level until an overflow occurs.
- (2) When an overflow occurs, the active level specified in step (1) in the setting method is output. The active level is output until CRm and the count of 16-bit counter m (TMm) match.
- (3) The PWM output after CRm and the count match is the inactive level until an overflow occurs again.
- (4) Steps (2) and (3) repeat until counting stops.
- (5) If counting is stopped by TCEm0 = 0, PWM output goes to the inactive level.

## (a) Basic operation of PWM output

\*





# 8.4.5 Cautions

# (1) Error when the timer starts

An error of up to 1 clock occurs before the match signal is generated after the timer has been started. This is because 16-bit counter n (TMn) is started asynchronously to the count pulse.

## Figure 8-36. Start Timing of Timer n



# (2) TMn readout during timer operation

Since reading out TMn during operation occurs while the selected clock is temporarily stopped, select a high- or low-level waveform that is longer than the selected clock.

# (3) Rewriting the compare register while 16-bit timers 2 to 6 (TM2 to TM6) are operating

Stop the 16-bit timer count operation before changing the set value of 16-bit compare registers 2 to 6 (CR2 to CR6).

# CHAPTER 9 WATCH TIMER FUNCTION

# 9.1 Function

The watch timer has the following functions.

- Watch timer
- Interval timer

The watch timer and interval timer functions can be used at the same time.



Figure 9-1. Block Diagram of Watch Timer

# (1) Watch timer

The watch timer generates an interrupt request (INTWTN) at time intervals of 0.5 second or 0.25 second using the main clock or subclock.

# (2) Interval timer

The watch timer generates an interrupt request (INTWTNI) at time intervals specified in advance.

Interval Time	fx⊤ = 32.768 kHz
$2^4 \times 1/fw$	488 <i>µ</i> s
$2^5  imes 1/fw$	977 <i>μ</i> s
$2^6 \times 1/fw$	1.95 ms
$2^7 \times 1/fw$	3.91 ms
$2^8  imes 1/fw$	7.81 ms
$2^9 \times 1/fw$	15.6 ms
$2^{10} \times 1/fw$	31.2 ms
$2^{11} \times 1/fw$	62.4 ms

# Table 9-1. Interval Time of Interval Timer

Remark Watch timer clock frequency

# 9.2 Configuration

The watch timer includes the following hardware.

# Table 9-2. Configuration of Watch Timer

Item	Configuration
Counter	5 bits $\times$ 1
Prescaler	11 bits $\times$ 1
Control registers	Watch timer mode control register (WTNM) Watch timer clock selection register (WTNCS)

# 9.3 Watch Timer Control Register

The watch timer mode control register (WTNM) and watch timer clock selection register (WTNCS) control the watch timer. The watch timer should be operated after setting the count clock.

## (1) Watch timer mode control register (WTNM)

This register enables or disables the count clock and operation of the watch timer, sets the interval time of the prescaler, controls the operation of the 5-bit counter, and sets the interrupt time of the watch timer. WTNM is set by an 8-bit or 1-bit memory manipulation instruction.

RESET input clears WTNM to 00H.

	7	6	5	4	3	2	1	0		
WTNM	WTNM7	WTNM6	WTNM5	WTNM4	WTNM3	WTNM2	WTNM1	WTNM0		
				1	<u></u>					
	W I NIVI6	W I NN5	VV I INIVI4	4	Selection of	interval time	of prescale	r		
	0	0	0	2*/fw (488	2*/fw (488 μs)					
	0	0	1	2⁵/fw (977	μs)					
	0	1	0	2 <sup>6</sup> /fw (1.95	ms)					
	0	1	1	2 <sup>7</sup> /fw (3.91	ms)					
	1	0	0	2 <sup>8</sup> /fw (7.81	ms)					
	1	0	1	2º/fw (15.6	ms)					
	1	1	0	2 <sup>10</sup> /fw (31.2	2 ms)					
	1	1	1	2 <sup>11</sup> /fw (62.4 ms)						
				-						
	WTNM3	WTNM2	WTNM2 Selection of interrupt time of watch timer							
	0	0	0 2 <sup>14</sup> /fw (0.5 s)							
	0	1	2 <sup>13</sup> /fw (0.25	5 s)						
	1	0	2⁵/fw (977	μs)						
	1	1	24/fw (488	μs)						
	WTNM1			Opera	tion of 5-bit o	counter				
	0	Cleared af	ter operation	n stops						
	1	Operation	starts							
	WTNM0			Opera	tion of watch	n timer				
	0	Operation	stopped (bo	th prescaler	and 5-bit co	unter cleare	d)			
	1	Operation	enabled							

3. For the settings of WTNM7, refer to 9.3 (2) Watch timer clock selection register (WTNCS).

# (2) Watch timer clock selection register (WTNCS)

This register selects the count clock of the watch timer. WTNCS is set by an 8-bit memory manipulation instruction. RESET input clears WTNCS to 00H.

Caution Do not change the contents of the WTNM and WTNCS registers (interval time, watch timer interrupt time, count clock) during a watch timer operation.

After reset: 00H R/W Address: FFFFF364H										
	7	6	5	4	3	2	1	0		
WTNCS	0	0	0	0	0	0	WTNCS1	WTNCS0		
	WTNCS1	WTNCS0	WTNM	7 Se	election of con clock	unt	Main clock f	requency		
	0	0	0	fxx/27		4.194 MHz				
	0	0	1	fx⊤ (su	fxT (subclock)		-			
	0	1	0	fxx/3 >	$fxx/3 \times 2^6$		6.291 MHz			
	0	1	1	fxx/2 <sup>8</sup>			8.388 MHz			
	1	0	0	Setting	g prohibited		-			
	1	0	1	Setting	g prohibited		_			
	1	1	0	fxx/3 >	3 × 2 <sup>7</sup> 12.582 MHz					
	1	1	1	Setting	g prohibited		-			

# 9.4 Operation

## 9.4.1 Operation as watch timer

The watch timer operates with time intervals of 0.5 second using the subclock (32.768 kHz).

The watch timer generates an interrupt request at fixed time intervals.

The count operation of the watch timer is started when bits 0 (WTNM0) and 1 (WTNM1) of the watch timer mode control register (WTNM) are set to 1. When these bits are cleared to 0, the 11-bit prescaler and 5-bit counter are cleared, and the watch timer stops the count operation.

The 5-bit counter of the watch timer can be cleared by setting the WTNM1 bit to 0, an error of up to 15.6 ms may occur at this time.

Setting the WTNM0 bit to 0 can clear the interval timer. However, an error up to 0.5 sec. may occur after a watch timer overflow (INTWTN) because the 5-bit counter is also cleared.

# 9.4.2 Operation as interval timer

The watch timer can also be used as an interval timer that repeatedly generates an interrupt at intervals specified by a preset count value.

The interval time can be selected by bits 4 to 6 (WTNM4 to WTNM6) of the watch timer mode control register (WTNM).

WTNM6	WTNM5	WTNM4	Interval Time	fw = 32.768 kHz
0	0	0	$2^4  imes 1/fw$	488 <i>µ</i> s
0	0	1	$2^5 \times 1/fw$	977 <i>μ</i> s
0	1	0	$2^6  imes 1/fw$	1.95 ms
0	1	1	$2^7 \times 1/fw$	3.91 ms
1	0	0	$2^8  imes 1/fw$	7.81 ms
1	0	1	$2^9  imes 1/fw$	15.6 ms
1	1	0	$2^{10}  imes 1/fw$	31.2 ms
1	1	1	$2^{11} \times 1$ /fw	62.4 ms

## Table 9-2. Interval Time of Interval Timer

**Remark** fw: Watch timer clock frequency





#### 9.4.3 Cautions

It takes some time to generate the first watch timer interrupt request (INTWTN) after operation is enabled (WTNM1 and WTNM0 bits of WTNM register = 1).





# CHAPTER 10 WATCHDOG TIMER FUNCTION

# **10.1 Functions**

The watchdog timer has the following functions.

- · Watchdog timer
- Interval timer
- Oscillation stabilization time selection

Caution Use the watchdog timer mode register (WDTM) to select the watchdog timer mode or the interval timer mode.



# Figure 10-1. Block Diagram of Watchdog Timer

# (1) Watchdog timer mode

This mode detects an inadvertent program loop. When a loop is detected, a non-maskable interrupt can be generated.

Clock	Loop Dete	ction Time
Olock	fxx = 16 MHz	fxx = 8 MHz
2 <sup>16</sup> /f <sub>xx</sub>	4.1 ms	8.2 ms
2 <sup>17</sup> /f <sub>xx</sub>	8.2 ms	16.4 ms
2 <sup>18</sup> /f <sub>xx</sub>	16.4 ms	32.8 ms
2 <sup>19</sup> /f <sub>xx</sub>	32.8 ms	65.5 ms
2 <sup>20</sup> /f <sub>xx</sub>	65.5 ms	131.1 ms
2 <sup>21</sup> /f <sub>xx</sub>	131.1 ms	262.1 ms
2 <sup>22</sup> /f <sub>xx</sub>	262.1 ms	524.3 ms
2 <sup>24</sup> /f <sub>xx</sub>	1.05 s	2.10 s

Table 10-1. Loop Detection Time of Watchdog Timer

## (2) Interval timer mode

Interrupts are generated at a preset time interval.

Clock	Interva	ll Time
CIOCK	fxx = 16 MHz	fxx = 8 MHz
2 <sup>16</sup> /f <sub>xx</sub>	4.1 ms	8.2 ms
2 <sup>17</sup> /f <sub>xx</sub>	8.2 ms	16.4 ms
2 <sup>18</sup> /f <sub>xx</sub>	16.4 ms	32.8 ms
2 <sup>19</sup> /f <sub>xx</sub>	32.8 ms	65.5 ms
2 <sup>20</sup> /f <sub>xx</sub>	65.5 ms	131.1 ms
2 <sup>21</sup> /f <sub>xx</sub>	131.1 ms	262.1 ms
2 <sup>22</sup> /f <sub>xx</sub>	262.1 ms	524.3 ms
2 <sup>24</sup> /fxx	1.05 s	2.10 s

# Table 10-2. Interval Time of Interval Timer

# 10.2 Configuration

The watchdog timer includes the following hardware.

# Table 10-3. Watchdog Timer Configuration

Item	Configuration
Control registers	Oscillation stabilization time selection register (OSTS)
	Watchdog timer clock selection register (WDCS)
	Watchdog timer mode register (WDTM)

## **10.3 Watchdog Timer Control Register**

The watchdog timer is controlled by the following registers.

- Oscillation stabilization time selection register (OSTS)
- Watchdog timer clock selection register (WDCS)
- Watchdog timer mode register (WDTM)

# (1) Oscillation stabilization time selection register (OSTS)

This register selects the oscillation stabilization time after a reset is applied or the STOP mode is released until the oscillation is stable.

OSTS is set by an 8-bit memory manipulation instruction.

The value after  $\overline{\text{RESET}}$  input differs depending on the device.

01H: μPD703075AY, 703076AY, 703078AY, 703079AY, 70F3079AY

04H: μPD703078Y, 703079Y, 70F3079Y

	7	6	5	4	3	2	1	0	
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS	
					Oscillation s	stabilization tim	ne selectior	า	
	OSTS2	OSTS1	OSTS0		ook		f <sub>xx</sub>	x	
				CI	OCK	16 M	Hz	8 MHz	
	0	0	0	2 <sup>16</sup> /f <sub>xx</sub>		4.1 ms	8.	2 ms	
	0	0	1	2 <sup>18</sup> /f <sub>xx</sub>		16.4 ms	32	2.8 ms	
	0	1	0	2 <sup>19</sup> /f <sub>xx</sub>		32.8 ms	6	5.5 ms	
	0	1	1	2 <sup>20</sup> /f <sub>xx</sub>		65.5 ms	1:	31.1 ms	
	1	0	0	2 <sup>21</sup> /f <sub>xx</sub>		131.1 ms	s 20	62.1 ms	
	Other than	above		Setting prohi	bited				

04H: μPD703078Y, 703079Y, 70F3079Y

# (2) Watchdog timer clock selection register (WDCS)

This register selects the overflow times of the watchdog timer and the interval timer.

WDCS is set by an 8-bit memory manipulation instruction.

RESET input sets WDCS to 00H.

	7	6	5		4	3	2	1		0	
WDCS	0	0	0		0	0	WDCS2	WDC	S1	WDCSC	
			Watchdog timer/interval timer overflow time								
	WDCS2	WDCS1	WDCS0	VDCS0							
	WB002	WDOOT	WD000		Clock 16 MHz				xx	8 MHz	
	0	0	0	2 <sup>16</sup> /f <sub>xx</sub>		4.1 ms			8.2 ms		
	0	0	1	2 <sup>17</sup> /f <sub>xx</sub>		8.2 ms	8.2 ms		16.4 ms		
	0	1	0	2 <sup>18</sup> /f <sub>xx</sub>			16.4 ms		32.8	ms	
	0	1	1	2 <sup>19</sup> /f <sub>xx</sub>			32.8 ms		65.5	ms	
	1	0	0	2 <sup>20</sup> /f <sub>xx</sub>	<		65.5 ms		131.	1 ms	
	1	0	1	2 <sup>21</sup> /f <sub>xx</sub>			131.1 m	S	262.	1 ms	
	1	1	0	2 <sup>22</sup> /f <sub>xx</sub>			262.1 m	S	524.3	3 ms	
	1	1	1	2 <sup>24</sup> /f <sub>xx</sub>			1.05 s		2.10	s	

# (3) Watchdog timer mode register (WDTM)

This register sets the operation mode of the watchdog timer, and enables and disables counting. WDTM is set by an 8-bit or 1-bit memory manipulation instruction. RESET input sets WDTM to 00H.

After rese	et: 00H	R/W	Addr	ess: FFFFF38	4H					
	7	6	5	4	3	2	1	0	_	
WDTM	RUN	0	0	WDTM4	0	0	0	0		
	RUN	N Operation mode selection for the watchdog timer <sup>Note 1</sup>								
	0 Count disabled									
	1 Count cleared and counting starts									
	WDTM4 Operation mode selection for the watchdog timer <sup>Note 2</sup>									
	0 Interval timer mode									
	(If an overflow occurs, a maskable interrupt, INTWDTM, is generated.)									
	1 Watchdog timer mode 1									
		(If an over	low occurs	s, a non-maska	ble interru	ot, INTWDT,	is generate	ed.)		
Notes 1. Once starts, 2. Once	RUN is se the count o WDTM4 is	t (1), the re cannot be st set (1), the	egister ca topped ex register c	annot be clea ccept by RES annot be clea	ared (0) k ET input. ared (0) by	by software y software.	e. Therefo	ore, when t	he count	
Caution If RUN second	If RUN is set (1) and the watchdog timer is cleared, the actual overflow time may be up to $2^{12}/fxx$ seconds shorter than the set time.								to 2 <sup>12</sup> /fxx	

# 10.4 Operation

# 10.4.1 Operation as watchdog timer

Set bit 4 (WDTM4) of the watchdog timer mode register (WDTM) to 1 to operate as a watchdog timer to detect an inadvertent program loop.

Setting bit 7 (RUN) of WDTM to 1 starts the count. After counting starts, if RUN is set to 1 again within the set time interval for loop detection, the watchdog timer is cleared and counting starts again.

If RUN is not set to 1 and the loop detection time has elapsed, a non-maskable interrupt (INTWDT) is generated (no reset functions).

The watchdog timer stops running in the IDLE mode and STOP mode. Consequently, set RUN to 1 and clear the watchdog timer before entering the IDLE mode or STOP mode.

★ Note that overflow does not occur in the HALT mode since the watchdog timer continues running in HALT mode.

# Cautions 1. The actual loop detection time may be up to 2<sup>12</sup>/fxx seconds shorter than the set time.

2. When the subclock is selected for the CPU clock, the watchdog timer stops counting (pauses).

Clock	Loop Dete	ction Time		
CIUCK	fxx = 16 MHz	fxx = 8 MHz		
2 <sup>16</sup> /f <sub>xx</sub>	4.1 ms	8.2 ms		
2 <sup>17</sup> /f <sub>xx</sub>	8.2 ms	16.4 ms		
2 <sup>18</sup> /f <sub>xx</sub>	16.4 ms	32.8 ms		
2 <sup>19</sup> /f <sub>xx</sub>	32.8 ms	65.5 ms		
2 <sup>20</sup> /f <sub>xx</sub>	65.5 ms	131.1 ms		
2 <sup>21</sup> /f <sub>xx</sub>	131.1 ms	262.1 ms		
2 <sup>22</sup> f <sub>xx</sub>	262.1 ms	524.3 ms		
2 <sup>24</sup> /f <sub>xx</sub>	1.05 s	2.10 s		

#### Table 10-4. Loop Detection Time of Watchdog Timer

#### 10.4.2 Operation as interval timer

Set bit 4 (WDTM4) to 0 in the watchdog timer mode register (WDTM) to operate the watchdog timer as an interval timer that repeatedly generates interrupts with a preset count value as the interval.

When operating as an interval timer, the interrupt mask flag (WDTMK) of the WDTIC register and the priority setting flag (WDTPR0 to WDTPR2) become valid, and a maskable interrupt (INTWDTM) can be generated. The default priority of INTWDTM has the highest priority setting of the maskable interrupts.

The interval timer continues operating in the HALT mode and stops in the IDLE mode and STOP mode.

- Cautions 1. Once bit 4 (WDTM4) of WDTM is set to 1 (selecting the watchdog timer mode), the interval timer mode is not entered as long as **RESET** is not input.
  - 2. The interval time immediately after being set by WDTM may be up to 2<sup>12</sup>/fxx seconds shorter than the set time.
  - 3. When the subclock is selected for the CPU clock, the watchdog timer stops counting (pauses).

Clock	Interva	al Time
CIUCK	fxx = 16 MHz	fxx = 8 MHz
2 <sup>16</sup> /f <sub>xx</sub>	4.1 ms	8.2 ms
2 <sup>17</sup> /f <sub>xx</sub>	8.2 ms	16.4 ms
2 <sup>18</sup> /f <sub>xx</sub>	16.4 ms	32.8 ms
2 <sup>19</sup> /f <sub>xx</sub>	32.8 ms	65.5 ms
2 <sup>20</sup> /f <sub>xx</sub>	65.5 ms	131.1 ms
2 <sup>21</sup> /f <sub>xx</sub>	131.1 ms	262.1 ms
2 <sup>22</sup> /f <sub>xx</sub>	262.1 ms	524.3 ms
2 <sup>24</sup> /f <sub>xx</sub>	1.05 s	2.10 s

#### Table 10-5. Interval Time of Interval Timer

# 10.5 Standby Function Control Register

The wait time from when the stop mode is released until the oscillation stabilizes is controlled by the oscillation stabilization time selection register (OSTS).

OSTS is set by an 8-bit memory manipulation instruction.

The value after  $\overline{\text{RESET}}$  input differs depending on the device.

01H: μPD703075AY, 703076AY, 703078AY, 703079AY, 70F3079AY

04H: μPD703078Y, 703079Y, 70F3079Y

After re	eset: <b>Note</b>	R/W	Add	Iress: FFFFF38	30H						
	7	6	5	4	3	2	1	0	_		
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0			
				(	Scillation st	abilization tim	ne selection		1		
	OSTS2	OSTS1 C	OSTS0				fxx				
				Clock		16 MI	Hz	8 MHz			
	0	0	0	2 <sup>16</sup> /f <sub>xx</sub>		4.1 ms	8.2	ms			
	0	0	1	2 <sup>18</sup> /f <sub>xx</sub>		16.4 ms	32.	8 ms			
	0	1	0	2 <sup>19</sup> /f <sub>xx</sub>		32.8 ms	65.	5 ms			
	0	1	1	2 <sup>20</sup> /f <sub>xx</sub>		65.5 ms	13 <sup>.</sup>	1.1 ms	-		
	1	0	0	2 <sup>21</sup> /f <sub>xx</sub>		131.1 ms	262	2.1 ms	-		
	Other than above Setting prohibited										
Note 01H: μΡ 04H: μΡ Caution The u until	<ul> <li>Note 01H: μPD703075AY, 703076AY, 703078AY, 703079AY, 70F3079AY</li> <li>04H: μPD703078Y, 703079Y, 70F3079Y</li> <li>Caution The wait time at the release of the STOP mode does not include the time ("a" in the figure below) until clock oscillation starts after STOP mode is released by RESET input or interrupt generation.</li> </ul>										
	until clock oscillation starts after STOP mode is released by $\overrightarrow{\text{RESET}}$ input or interrupt generation. STOP mode release Voltage waveform at X1 pin Vss										

# CHAPTER 11 SERIAL INTERFACE FUNCTION

# 11.1 Overview

The V850/SF1 incorporates the following serial interfaces.

- Channel 0: 3-wire serial I/O (CSI0)/I<sup>2</sup>C0<sup>Note</sup>
- Channel 1: 3-wire serial I/O (CSI1)/Asynchronous serial interface (UART0)
- Channel 3: 3-wire serial I/O (CSI3)/Asynchronous serial interface (UART1)
- Channel 4: 8 to 16-bit variable-length 3-wire serial I/O (CSI4)

#### **Note** I<sup>2</sup>C0 supports multiple masters.

Either 3-wire serial I/O or  $I^2C$  can be used as a serial interface.

# 11.2 3-Wire Serial I/O (CSI0, CSI1, CSI3)

**Remark** n = 0, 1, 3 in section 11.2.

CSIn has the following two modes.

## (1) Operation stop mode

This mode is used when serial transfers are not performed.

## (2) 3-wire serial I/O mode (fixed to MSB first)

This is an 8-bit data transfer mode using three lines: a serial clock line (SCKn), a serial output line (SOn), and a serial input line (SIn).

Since simultaneous transmit and receive operations are enabled in 3-wire serial I/O mode, the processing time for data transfer is reduced.

The first bit in the 8-bit data in serial transfers is fixed as the MSB.

For the SCK0 pin, normal output or N-ch open-drain output can be selected by setting the port 1 function register (PF1).

3-wire serial I/O mode is useful for connection to a peripheral I/O device that includes a clocked serial interface, a display controller, etc.

# 11.2.1 Configuration

CSIn includes the following hardware.

 Table 11-1.
 Configuration of CSIn

Item	Configuration		
Registers	Serial I/O shift register n (SIOn)		
Control registers	Serial operation mode register n (CSIMn)		
	Serial clock selection register n (CSISn)		

Figure 11-1. Block Diagram of 3-Wire Serial I/O



# (1) Serial I/O shift register n (SIOn)

SIOn is an 8-bit register that performs parallel-serial conversion and serial transmission/reception (shift operations) in synchronization with the serial clock.

SIOn is set by an 8-bit memory manipulation instruction.

When "1" is set to bit 7 (CSIEn) of serial operation mode register n (CSIMn), a serial operation can be started by writing data to or reading data from SIOn.

When transmitting, data written to SIOn is output via the serial output (SOn).

When receiving, data is read from the serial input (SIn) and written to SIOn.

RESET input clears these registers to 00H.

Caution Do not access SIOn except via the transfer start trigger during a transfer operation (read is disabled when MODEn = 0 and write is disabled when MODEn = 1).

## 11.2.2 CSIn control registers

CSIn is controlled by the following registers.

- Serial operation mode register n (CSIMn)
- Serial clock selection register n (CSISn)

# (1) Serial operation mode register n (CSIMn)

CSIMn is used to set the serial clock and operation modes, and enable or disable specific operations of serial interface channel n.

CSIMn can be set by an 8-bit or 1-bit memory manipulation instruction.

RESET input clears these registers to 00H.

After reset:	00H	R/W	Address	: CSIM0 CSIM1 CSIM3	FFFFF2A2H FFFFF2B2H FFFFF2D2H					
	7	6	5	4	3	2	1	0		
CSIMn	CSIEn	0	0	0	0	MODE	n SCLn1	SCLn0		
	·	-								
	CSIEn			SIOn opera	ation enable/disab	le specifica	ation			
		Shift reg	ister operation		Serial counter			Port		
	0	Operation di	sabled	Clea	Cleared			Port function <sup>Note 1</sup>		
	1	Operation er	nabled	Cou	nt operation enab	led	Serial function + port function <sup>Note 2</sup>			
	MODEn				-					
		Opera	ation mode		Transfer start trig	iger	SOn output			
	0	Transmit/rec	eive mode	SIO	n write		Normal output			
	1 Receive-only			SIO	n read		Port function			
	SCLn2	SCLn1	SCLn0	Clock selection						
	0 0 0 External clock input (SCI					- 1)				
	0	0	1	at n = 0, 3 at n = 1:						
	0	1	0	fxx/8						
	0	1	1	fxx/16						
	1	0 0 Setting prohibited								
	1	0	1	Setting p						
	1	1	0	fxx/32						
	1	1	1	fxx/64						
Notes 1. 2.	The SIn, S status). When CSII only using	On, and SCK En = 1 (SIOn the transmit fu	n pins are us operation er inction and S	sed as po nable statu On pin wh	rt function pins us), the port fur ien only using th	when CS nction is a ne receive	SIEn = 0 (SIO) available for the function.	n operation stop ne SIn pin when		
Cautions	<ol> <li>Do not</li> <li>Be sure</li> </ol>	perform bit n e to set bits 6	nanipulation to 3 of CSIN	of SCLn <sup>.</sup> In to 0.	I and SCLn0.					
Remarks	<ol> <li>Refer to</li> <li>When the set in</li> </ol>	ne selection c ntimer output	erial clock se lock is outpur mode.	lection re t as a time	e <b>gister n (CSIS</b> er, pins P30/TC	n) for the 2/TI2 and	SCLn2 bit. d P31/TO3/TI3	do not need to		

# (2) Serial clock selection register n (CSISn)

CSISn is used to set the serial clock of serial interface channel n.

CSISn can be set by an 8-bit memory manipulation instruction.

RESET input sets these registers to 00H.



Remark Refer to 11.2.2 (1) Serial operation mode register n (CSIMn) for the setting of the SCLn2 bit.

# 11.2.3 Operations

The CSIn has the following two operation modes.

- Operation stopped mode
- 3-wire serial I/O mode

# (1) Operation stopped mode

In this mode, serial transfers are not performed and therefore power consumption can be reduced. When in operation stopped mode, SIn, SOn, and  $\overline{SCKn}$  pins can be used as normal I/O port pins.

## (a) Register settings

Operation stopped mode is set via the CSIEn bit of serial operation mode register n (CSIMn).

After reset :	00H R/W		Address	: CSIM0 CSIM1 CSIM3	FFFFF2A2H FFFFF2B2H FFFFF2D2H					
	7	6	5	4	3	2		1	0	
CSIMn	CSIEn	0	0	0	0	MODE	n S	CLn1	SCLn0	
		SIOn operation enable/disable specification								
	CSIEN	Shift regi	ster operation		Serial counter			Port		
	0	Operation dis	sabled	Cleare	Cleared			Port function		

# Figure 11-2. CSIMn Setting (Operation Stopped Mode)
# (2) 3-wire serial I/O mode

3-wire serial I/O mode is useful when connecting to a peripheral I/O device that includes a clocked serial interface, a display controller, etc.

This mode executes data transfers via three lines: a serial clock line (SCKn), a serial output line (SOn), and a serial input line (SIn).

# (a) Register settings

3-wire serial I/O mode is set by serial operation mode register n (CSIMn).

	00H	R/W	Address	S: CSIM0 CSIM1 CSIM3	FFFFF2A2H FFFFF2B2H FFFFF2D2H				
	7	6	5	4	3	2	1	0	
CSIMn	CSIEn	0	0	0	0	MODEn	SCLn1	SCLn0	
						•		•	
				SIOn opera	tion enable/disab	le specifica	tion		
	CSIEN	Shift reg	ster operation		Serial counter		Port		
	1	Operation er	nabled	Cour	nt operation enabl	ed	Serial function +	port function	
	•								
	MODEn			Trar	nsfer operation me	ode flag			
	MODEN	Opera	ation mode		Transfer start trig	ger	SOn output		
0		Transmit/rec	eive mode	Write	e to SIOn		Normal output		
	1	Receive-only	Receive-only mode		from SIOn	Port function			
	SCLn2	SCLn1	SCLn0			Clock selec	tion		
	0	0	0	External of	clock input (SCKn	)			
	0	0	1	When n =	0, 3: TM2 outpu	t			
				When n =	1: TM3 outpu	t			
	0	1	0	fxx/8					
	0	1	1	fxx/16					
	1	0	0	Setting prohibited					
	1	0	1	Setting pr	ohibited				
	1	1	0	fxx/32					
	1	1	1	fxx/64					

Figure 11-3. CSIMn Setting (3-Wire Serial I/O Mode)

## (b) Communication operations

In 3-wire serial I/O mode, data is transmitted and received in 8-bit units. Each bit of data is sent or received in synchronization with the serial clock.

Serial I/O shift register n (SIOn) is shifted in synchronization with the falling edge of the serial clock. Transmission data is held in the SOn latch and is output from the SOn pin. Data that is received via the SIn pin in synchronization with the rising edge of the serial clock is latched to SIOn.

Completion of an 8-bit transfer automatically stops operation of SIOn and sets the interrupt request flag (INTCSIn).



Figure 11-4. Timing of 3-Wire Serial I/O Mode

## (c) Transfer start

A serial transfer starts when the following two conditions have been satisfied and transfer data has been set to serial I/O shift register n (SIOn).

- The SIOn operation control bit (CSIEn) = 1
- After an 8-bit serial transfer, the internal serial clock is either stopped or is set to high level.

The transfer data to SIOn is set as follows.

- Transmit/receive mode
   When CSIEn = 1 and MODEn = 0, transfer starts when writing to SIOn.
- Receive-only mode
   When CSIEn = 1 and MODEn = 1, transfer starts when reading from SIOn.

# Caution After data has been written to SIOn, transfer will not start even if the CSIEn bit value is set to 1.

Completion of an 8-bit transfer automatically stops the serial transfer operation and sets the interrupt request flag (INTCSIn).

# 11.3 I<sup>2</sup>C Bus

To use the I<sup>2</sup>C bus function, set the P10/SDA0 and P12/SCL0 pins to N-ch open drain output.

I<sup>2</sup>C0 has the following two modes.

- Operation stopped mode
- I<sup>2</sup>C (Inter IC) bus mode (multiple masters supported)

## (1) Operation stopped mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

## (2) I<sup>2</sup>C bus mode (multiple masters support)

This mode is used for 8-bit data transfers with several devices via two lines: a serial clock line (SCL0) and a serial data bus line (SDA0).

This mode complies with the I<sup>2</sup>C bus format and the master device can output "start condition", "data", and "stop condition" data to the slave device, via the serial data bus. The slave device automatically detects these received data by hardware. This function can simplify the part of an application program that controls the I<sup>2</sup>C bus.

Since SCL0 and SDA0 are open-drain outputs, I<sup>2</sup>C0 requires pull-up resistors for the serial clock line and the serial data bus line.



Figure 11-5. Block Diagram of I<sup>2</sup>C0

A serial bus configuration example is shown below.



Figure 11-6. Serial Bus Configuration Example Using I<sup>2</sup>C Bus

# 11.3.1 Configuration

l<sup>2</sup>C0 includes the following hardware.

Item	Configuration
Registers	IIC shift register 0 (IIC0) Slave address register 0 (SVA0)
Control registers	IIC control register 0 (IICC0) IIC status register 0 (IICS0) IIC clock selection register 0 (IICCL0) IIC clock expansion register 0 (IICCE0) IICC function expansion register 0 (IICX0)

# Table 11-2. Configuration of I<sup>2</sup>C0

## (1) IIC shift register 0 (IIC0)

IIC0 is used to convert 8-bit serial data to 8-bit parallel data and to convert 8-bit parallel data to 8-bit serial data. IIC0 can be used for both transmission and reception.

Write and read operations to IIC0 are used to control the actual transmit and receive operations.

IIC0 is set by an 8-bit memory manipulation instruction.

RESET input clears the IIC0 to 00H.

# (2) Slave address register 0 (SVA0)

SVA0 sets local addresses when in slave mode. SVA0 is set by an 8-bit memory manipulation instruction.  $\overline{\mathsf{RESET}}$  input clears the SVA0 to 00H.

## (3) SO latch

The SO latch is used to retain the SDA0 pin's output level.

## (4) Wakeup controller

This circuit generates an interrupt request when the address received by this register matches the address value set to slave address register 0 (SVA0) or when an extension code is received.

# (5) Clock selector

This selects the sampling clock to be used.

## (6) Serial clock counter

This counter counts the serial clocks that are output and the serial clocks that are input during transmit/receive operations and is used to verify that 8-bit data was sent or received.

## (7) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIIC0). An  $I^2C$  interrupt is generated following either of two triggers.

- Eighth or ninth clock of the serial clock (set by WTIM0 bit)
- Interrupt request generated when a stop condition is detected (set by SPIE0 bit)

Remark WTIM0 bit: Bit 3 of IIC control register 0 (IICC0) SPIE0 bit: Bit 4 of IIC control register 0 (IICC0)

#### (8) Serial clock controller

In master mode, this circuit generates the clock output via the SCL0 pin from a sampling clock.

- (9) Serial clock wait controller This circuit controls the wait timing.
- (10) ACK output circuit, stop condition detector, start condition detector, and ACK detector These circuits are used to output and detect various control signals.

## (11) Data hold time correction circuit

This circuit generates the hold time for data corresponding to the falling edge of the serial clock.

# 11.3.2 I<sup>2</sup>C control registers

I<sup>2</sup>C0 is controlled by the following registers.

- IIC control register 0 (IICC0)
- IIC status register 0 (IICS0)
- IIC clock selection register 0 (IICCL0)
- IIC clock expansion register 0 (IICCE0)
- IIC function expansion register 0 (IICX0)

The following registers are also used.

- IIC shift register 0 (IIC0)
- Slave address register 0 (SVA0)

# (1) IIC control register 0 (IICC0)

IICC0 is used to enable/disable  $I^2C$  operations, set wait timing, and set other  $I^2C$  operations. IICC0 can be set by an 8-bit or 1-bit memory manipulation instruction. RESET input sets IICC0 to 00H.

# Caution In I<sup>2</sup>C0 bus mode, set the port 1 mode register (PM1) and port 1 function register (PF1) as follows. In addition, set each output latch to 0.

Pin	Port Mode Register	Port Function Register
P10/SI0/SDA0	PM10 of PM1 register = 0	PF10 of PF1 register = 1
P12/SCK0/SCL0	PM12 of PM1 register = 0	PF12 of PF1 register = 1

ttor roact		D/M		Addroco					
AILET TESEL			5	Audress		' 2			
IICC0	IICE0		WBELO	SPIE0			STT0	SPT0	
neee	1020	LINELO	MILLO	01120		HONEO	0110		
IICE0				l <sup>2</sup> C0 opera	ation enable/	disable spec	ification		
0	Ope	ration stopped	I. IIC status r	egister 0 (IIC	S0) preset. I	nternal opera	ation stopped	l.	
1	Ope	ration enabled	I.						
Condition	n for clearing	g (IICE0 = 0)			Condi	tion for settir	ng (IICE0 = 1	)	
Cleared     When F	by instruct	ion put			• Set	by instruction	ı		
LREL0				Exit	from commu	nications			
0	Normal op	eration							
The stand are met. • After a : • An add	The following STD0	<ul> <li>ACKD0 • T</li> <li>Dillowing exit fr</li> <li>on is detected</li> <li>or extension c</li> </ul>	leared. RC0 • COIC om communi , restart is in code receptio	• EXC0 • cations remain master mod	MSTS0 • ST ains in effect e. er the start co	TO • SPTO until the follo	owing commu	nication entry cond	litions
Condition	tion for clearing $(LREL0 = 0)^{Note}$				Condition fo	r setting (LR	EL0 = 1)		
Automa     When F	tically clear	ed after execu put	ution		Set by inst	truction			
Note Thi Remark	s flag's sig STD0: ACKD0: TRC0:	nal is invalio Bit 1 of IIC Bit 2 of IIC Bit 3 of IIC	d when IICE status regi status regi status regi	50 = 0. ster 0 (IICS ster 0 (IICS ster 0 (IICS	50) 50) 50)				

(2/4)

WREL0	Wait cancellation control			
0	Wait not canceled			
1	Wait canceled. This setting is automatically cleared after wait is canceled.			
Condition f	or clearing (WREL0 = 0) <sup>Note</sup>	Condition for setting (WREL0 = 1)		
Automation     When RE	cally cleared after execution	Set by instruction		

SPIE0	Enable/disable generation of interrupt request when stop condition is detected			
0	Disabled			
1	Enabled			
Condition for clearing (SPIE0 = 0) <sup>Note</sup>		Condition for setting (SPIE0 = 1)		
Cleared by instruction     When RESET is input		Set by instruction		

WTIM0	Control of wait and interrupt request generation					
0	Interrupt request is generated at the eighth clock's falling edge. Master mode: After output of eight clocks, clock output is set to low level and wait is set. Slave mode: After input of eight clocks, the clock is set to low level and wait is set for master device.					
1	Interrupt request is generated at the ninth clock's falling edge. Master mode: After output of nine clocks, clock output is set to low level and wait is set. Slave mode: After input of nine clocks, the clock is set to low level and wait is set for master device.					
This bit's s wait is inse local addre device has	This bit's setting is invalid during an address transfer and is valid as the transfer is completed. When in master mode, a wait is inserted at the falling edge of the ninth clock during address transfers. For a slave device that has received a local address, a wait is inserted at the falling edge of the ninth clock atter and the falling edge. When the slave device has received an extension code, a wait is inserted at the falling edge of the falling edge of the falling edge of the falling edge of the falling edge.					
Condition f	for clearing (WTIM0 = 0) <sup>Note</sup>	Condition for setting (WTIM0 = 1)				
Cleared by instruction     When RESET is input		Set by instruction				
Note Th	is flag's signal is invalid when IICE0 = 0.					

(3/4)

ACKE0	Acknowledge control			
0	Acknowledgement disable.			
1	Acknowledgement enabled. During the ninth clock period, the SDA0 line is set to low level. However, $\overline{A}$ is invalid during address transfers and is valid when EXC0 = 1.			
Condition f	or clearing (ACKE0 = 0) <sup>Note</sup>	Condition for setting (ACKE0 = 1)		
Cleared b     When RE	by instruction ESET is input	Set by instruction		

Start condition trigger			
Start condition not generated.			
<ul> <li>When bus is released (in STOP mode):</li> <li>Generates a start condition (for starting as ma level and then the start condition is generated is changed to low level.</li> <li>When bus is not used:</li> <li>This trigger functions as a start condition reserve automatically generates a start condition.</li> <li>In the wait state (when master device):</li> <li>Generates a restart condition after releasing the oncerning set timing</li> <li>er reception:</li> <li>Cannot be set during transfer. Can has been notified of final reception</li> </ul>	aster). The SDA0 line is changed from high level to low . Next, after the rated amount of time has elapsed, SCL0 rve flag. When set, it releases the bus and then he wait. an be set only when ACKE0 has been set to 0 and slave n. ated normally during the ACK0 period. Set during the wait		
e set at the same time as SPT0			
or clearing (STT0 = 0)	Condition for setting (STT0 = 1)		
by loss in arbitration after start condition is generated by master IEL0 = 1 IE0 = 0 when RESET is input	Set by instruction		
	Start Start condition not generated. When bus is released (in STOP mode): Generates a start condition (for starting as ma level and then the start condition is generated is changed to low level. When bus is not used: This trigger functions as a start condition rese automatically generates a start condition. In the wait state (when master device): Generates a restart condition after releasing the poncerning set timing er reception: Cannot be set during transfer. Can has been notified of final reception er transmission: A start condition cannot be generated period. e set at the same time as SPT0 or clearing (STT0 = 0) by loss in arbitration after start condition is generated by master EL0 = 1 E0 = 0 when RESET is input		

**Remark** Bit 1 (STT0) is 0 if it is read immediately after data setting.

(4/4)

SPT0	Stop condition trigger				
0	Stop condition is not generated.				
1	Stop condition i After the SDA0 level. Next, after high level and a	s generated (termination of master device's line goes to low level, either set the SCL0 er the rated amount of time has elapsed, th	s transfer). ine to high level or wait until it goes to higl e SDA0 line is changed from low level to		
Cautions	concerning set tim	ling			
• For mas	ter reception:	Cannot be set during transfer.			
	·	Can be set only when ACKE0 has been s slave has been notified of final reception.	et to 0 and during the wait period after		
• For mas	ter transmission:	A stop condition cannot be generated normally during the ACK0 period. Set during the wait period.			
<ul> <li>Cannot</li> </ul>	be set at the same	e time as STT0.			
• SPT0 ca	an be set only whe	en in master mode <sup>№™</sup> .			
When W	/TIM0 has been se	et to 0, if SPT0 is set during the wait period	that follows output of eight clocks, note		
that a st	op condition will b	e generated during the high-level period of	the ninth clock.		
When a output o	ninth clock must t f eight clocks, and	e output, WTIM0 should be changed from I SPT0 should be set during the wait period	0 to 1 during the wait period following that follows output of the ninth clock.		
Condition	for clearing (SPT	D = 0)	Condition for setting (SPT0 = 1)		
Cleared by loss in arbitration			Set by instruction		
Automa	tically cleared afte	r stop condition is detected			
When L	REL0 = 1				
<ul> <li>When II</li> </ul>	CE0 = 0				
	when <b>RESET</b> is in	nput			

Note Set SPT0 only in master mode. However, SPT0 must be set and a stop condition generated before the first stop condition is detected following the switch to the operation enabled status. For details, see **11.3.13** Cautions.

Caution When bit 3 (TRC0) of IIC status register 0 (IICS0) is set to 1, WREL0 is set during the ninth clock and wait is canceled, after which TRC0 is cleared and the SDA0 line is set to high impedance.

Remark Bit 0 (SPT0) is 0 if it is read immediately after data setting.

# (2) IIC status register 0 (IICS0)

IICS0 indicates the status of  $I^2C0$ .

IICS0 can be set by an 8-bit or 1-bit memory manipulation instruction. IICS0 is a read-only register. RESET input clears IICS0 to 00H.

	et: 00H	R		Address	: FFFFF342	2H			(1/0
	7	6	5	4	3	2	1	0	
ICS0	MSTS0	ALD0	EXC0	COI0	TRC0	ACKD0	STD0	SPD0	]
	MOTOO								
	MSTSU		Master device status						
	0	Slave device	e status or c	ommunicati	on standby	status			
	1	Master devi	ce communi	cation statu	S	1			
	Condition	ior clearing (M	ISTS0 = 0)			Condition fo	r setting (M	STS0 = 1)	
	<ul> <li>When a s</li> <li>When AL</li> <li>Cleared</li> <li>When IIC</li> <li>When RE</li> </ul>	top condition D0 = 1 by LREL0 = 1 C0 changes f ESET is input	rom 1 to 0			• When a st	art condition	n is generate	a
	ALD0	Detection of arbitration los							
	0	This status	This status means either that there was no arbitration or that the arbitration result was a "wir						a "win".
	1	This status	This status indicates the arbitration result was a "loss". MSTS0 is cleared.						
	Condition	dition for clearing (ALD0 = 0)					r setting (Al	LD0 = 1)	
	Automati     When IIC     When RE	cally cleared a >E0 changes f ESET is input	after IICS0 is rom 1 to 0	s read <sup>Note</sup>		When the	arbitration r	esult is a "los	ss".
	EXC0				Detection of	extension co	de receptior	1	
	0	Extension code was not received.							
	1	Extension c	code was rec	eived.					
	Condition	for clearing (I	EXC0 = 0)			Condition fo	r setting (E	XC0 = 1)	
		start condition	n is detected			When the either "000	higher four )0" or "1111	bits of the ree " (set at the r	ceived address data i ising edge of the

(2/3)

COI0	Detection of matching addresses			
0	Addresses do not match.			
1	Addresses match.			
Condition	for clearing (COI0 = 0)	Condition for setting (COI0 = 1)		
<ul> <li>When a</li> <li>When a</li> <li>Cleared</li> <li>When II</li> <li>When R</li> </ul>	start condition is detected stop condition is detected by LREL0 = 1 CE0 changes from 1 to 0 RESET is input	When the received address matches the local address (SVA0) (set at the rising edge of the eighth clock).		

TRC0	Detection of	of transmit/receive status					
0	Receive status (other than transmit status). The	he SDA0 line is set to high impedance.					
1	Transmit status. The value in the SO latch is energy of the first byte's ninth clock).	nabled for output to the SDA0 line (valid starting at the falling					
Condition f	or clearing (TRC0 = 0)	Condition for setting (TRC0 = 1)					
<ul> <li>When a s</li> <li>Cleared B</li> <li>When IIC</li> <li>Cleared B</li> <li>When AL</li> <li>When RE</li> <li>Master</li> <li>When "1' direction Slave</li> <li>When a s</li> <li>When not</li> </ul>	stop condition is detected by LREL0 = 1 EE0 changes from 1 to 0 by WREL0 = 1 <sup>Note</sup> .D0 changes from 0 to 1 ESET is input ' is output to the first byte's LSB (transfer specification bit) start condition is detected used for communication	<ul> <li>Master</li> <li>When a start condition is generated Slave</li> <li>When "1" is input by the first byte's LSB (transfer direction specification bit)</li> </ul>					

Note TRC0 is cleared and the SDA0 line becomes high impedance when bit 5 (WREL0) of IIC control register 0 (IICC0) is set and the wait state is released at ninth clock by bit 3 (TRC0) of IIC status register 0 (IICS0) = 1.

 Remark
 WREL0:
 Bit 5 of IIC control register 0 (IICC0)

 LREL0:
 Bit 6 of IIC control register 0 (IICC0)

 IICE0:
 Bit 7 of IIC control register 0 (IICC0)

(3/3)

ACKD0		Detection of ACK				
0	ACK was not detected.					
1	ACK was detected.					
Condition	for clearing (ACKD0 = 0)	Condition for setting (ACKD0 = 1)				
<ul> <li>When a s</li> <li>At the ris</li> <li>Cleared</li> <li>When IIC</li> <li>When R</li> </ul>	stop condition is detected sing edge of the next byte's first clock by LREL0 = 1 CE0 changes from 1 to 0 ESET is input	After the SDA0 line is set to low level at the rising edge of the SCL0's ninth clock				

STD0	Detecti	ction of start condition					
0	Start condition was not detected.						
1	Start condition was detected. This indicates that	at the address transfer period is in effect					
Condition f	or clearing (STD0 = 0)	Condition for setting (STD0 = 1)					
<ul> <li>When a s</li> <li>At the risi address t</li> <li>Cleared b</li> <li>When IIC</li> <li>When RE</li> </ul>	stop condition is detected ing edge of the next byte's first clock following ransfer by LREL0 = 1 E0 changes from 1 to 0 ESET is input	When a start condition is detected					

SPD0	Detecti	ction of stop condition					
0	Stop condition was not detected.						
1	Stop condition was detected. The master devic	e's communication is terminated and the bus is released.					
Condition f	or clearing (SPD0 = 0)	Condition for setting (SPD0 = 1)					
<ul> <li>At the risi clock follo condition</li> <li>When IIC</li> <li>When RE</li> </ul>	ing edge of the address transfer byte's first owing setting of this bit and detection of a start E0 changes from 1 to 0 ESET is input	When a stop condition is detected					

Remark LREL0: Bit 6 of IIC control register 0 (IICC0)

IICE0: Bit 7 of IIC control register 0 (IICC0)

# (3) IIC clock expansion register 0 (IICCE0), IIC function expansion register 0 (IICX0), IIC clock selection register 0 (IICCL0)

These registers are used to set the transfer clock for  $l^2C0$ .

IICCE0 can be set by an 8-bit memory manipulation instruction, and IICX0 and IICCL0 can be set by an 8-bit or 1-bit memory manipulation instruction.

RESET input sets these registers to 00H.

ftor recet:			Addro						(1)			
ilei iesel.	-	n/w	Addre:	55. TTTTT54	-011	0	4	0				
	/	0	5	4	3	2	1	0				
IICCE0	0	0	0	0	0	0	IICCE01	IICCE00				
fter reset:	00H	R/W	Addres	ss: FFFFF34	4AH							
	7	6	5	4	3	2	1	<0>				
IICX0	0	0	0	0	0	0	0	CLX0				
fter reset:	00H	R/W <sup>Note</sup>	Addres	ss: FFFFF34	44H							
	7	6	<5>	<4>	3	2	1	0				
IICCL0	0	0	CLD0	DAD0	SMC0	DFC0	CL01	CL00				
	CLD0			Detection	of SCL0 line	e level (valid	only when IIC	CE0 = 1)				
	0	SCL0 line										
	1	SCL0 line										
	Condition	for clearing (	CLD0 = 0)			Condition for setting (CLD0 = 1)						
	When th	e SCL0 line i	s at low level			<ul> <li>When the</li> </ul>						
	When II	CE0 = 0	+									
l	When RESET is input											
	DAD0			Detection	of SDA0 line	ine level (valid only when IICE0 = 1)						
	0	SDA0 line	was detected	at low level								
	1	SDA0 line	was detected	d at high leve	el.							
	Condition	for clearing (I	DAD0 = 0)			Condition fo	or setting (DA	D0 = 1)				
	When th	e SDA0 line i	s at low level			When the SDA0 line is at high level						
	• When II	CE0 = 0										
	Whon R	ESET is inpu	t									

Remark IICE0: Bit 7 of IIC control register 0 (IICC0)

(2/2)

			1											
	S	MC0					Operation mode switching							
		0	Opera	ates in s	standard	d mode.								
		1	Opera	ates in h	nigh-spe	eed mode.								
	D	FC0				C	Digital filter operation control							
		0	Digita	l filter o	off.									
	1 Digital filter on.													
	A d	igital filt	er can l	be usec	d only in	high-speed mode.								
	In h	igh-spe	ed mod	de, the t	transfer	clock does not vary	regardless of DFC0 switching (on/off).							
							Γ							
IICCE01	IICCE00	CLX0	SMC0	CL01	CL00	Selection clock (fxx/m)	Settable main clock frequency (fxx) range	Operation mode						
х	x	1	1	0	x	fxx/12	4.0 MHz to 4.19 MHz	High-speed mode						
х	x	0	1	0	x	fxx/24	4.0 MHz to 8.38 MHz							
x	x	0	1	1	0	fxx/48	8.0 MHz to 16.0 MHz	Hz to 16.0 MHz						
0	1	0	1	1	1	fxx/36	12.0 MHz to 13.4 MHz							
1	0	0	1	1	1	fxx/54	16.0 MHz							
0	0	0	1	1	1	TM2 output/18	TM2 setting	1						
х	x	0	0	0	0	fxx/44	4.0 MHz to 4.19 MHz	Normal mode						
х	x	0	0	0	1	fxx/86	4.19 MHz to 8.38 MHz							
х	x	0	0	1	0	fxx/172	8.38 MHz to 16.0 MHz							
0	1	0	0	1	1	fxx/132	12.0 MHz to 13.4 MHz							
1	0	0	0	1	1	fxx/198	16.0 MHz							
0	0	0	0	0 1 1 TM2 output/66 TM2 setting										
	С	ther the	an abov	'e		Setting prohibited								

Remarks 1. x: don't care

2. If the selected clock is specified as the timer output, the P30/TO2/TI2 pin does not need to be in timer output mode.

# (a) I<sup>2</sup>C0 transfer clock setting method

The I<sup>2</sup>C0 transfer clock frequency (fscL) is calculated using the following expression.

 $f_{SCL} = 1/(m \times T + t_R + t_F)$ 

- m = 12, 24, 48, 36, 54, 44, 86, 172, 132, 198 (see the descriptions for bits IICCE01, IICCE00, CLX0, SMC0, CL01, and CL00 in **11.3.2 (3)**.)
- T: 1/fxx
- tR: SCL0 rise time
- tF: SCL0 fall time

For example, the l<sup>2</sup>C0 transfer clock frequency (fscL) when fxx = 16 MHz, m = 198,  $t_R = 200$  ns, and  $t_F = 50$  ns is calculated using the following expression.

 $f_{SCL} = 1/(198 \times 62.5 \text{ ns} + 200 \text{ ns} + 50 \text{ ns}) \cong 79.2 \text{ kHz}$ 



#### Figure 11-7. I<sup>2</sup>C0 Transfer Clock Frequency (fscL)

#### (4) IIC shift register 0 (IIC0)

IIC0 is used for serial transmission/reception (shift operations) that are synchronized with the serial clock. It can be read from or written to in 8-bit units, but data should not be written to IIC0 during a data transfer.

7 6 5 4 3 2 1 0	After reset	00H	R/W	Addres	ss: FFFFF34	48H			
IICO		7	6	5	4	3	2	1	0
	IIC0								

## (5) Slave address register 0 (SVA0)

SVA0 holds the I<sup>2</sup>C bus's slave addresses.

It can be read from or written to in 8-bit units, but bit 0 should be fixed to 0.



## 11.3.3 I<sup>2</sup>C bus mode functions

# (1) Pin configuration

The serial clock pin (SCL0) and serial data bus pin (SDA0) are configured as follows.

SCL0 ......This pin is used for serial clock I/O. This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input. SDA0 ......This pin is used for serial data I/O. This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up resistor is required.



Figure 11-8. Pin Configuration Diagram

## 11.3.4 I<sup>2</sup>C bus definitions and control methods

The following section describes the  $l^2C$  bus's serial data communication format and the signals used by the  $l^2C$  bus. The transfer timing for the "start condition", "data", and "stop condition" output via the  $l^2C$  bus's serial data bus is shown below.



The master device outputs the start condition, slave address, and stop condition.

The acknowledge signal ( $\overline{ACK}$ ) can be output by either the master or slave device (normally, it is output by the device that receives 8-bit data).

The serial clock (SCL0) is continuously output by the master device. However, in the slave device, SCL0's low-level period can be extended and a wait can be inserted.

## (1) Start condition

A start condition is met when the SCL0 pin is at high level and the SDA0 pin changes from high level to low level. The start conditions for the SCL0 pin and SDA0 pin are signals that the master device outputs to the slave device when starting a serial transfer. The slave device includes hardware for detecting start conditions.





A start condition is output when bit 1 (STT0) of IIC control register 0 (IICC0) is set to 1 after a stop condition has been detected (SPD0: Bit 0 = 1 in IIC status register 0 (IICS0)). When a start condition is detected, bit 1 (STD0) of IICS0 is set to 1.

## (2) Addresses

The 7 bits of data that follow the start condition are defined as an address.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via bus lines. Therefore, each slave device connected via the bus lines must have a unique address.

The slave devices include hardware that detects the start condition and checks whether or not the 7-bit data matches the data values stored in slave address register 0 (SVA0). If the 7-bit data matches the SVA0 values, the slave device is selected and communicates with the master device until the master device transmits a start condition or stop condition.





The slave address and the eighth bit, which specifies the transfer direction as described in (3) Transfer direction specification below, are written to IIC shift register 0 (IIC0) and are then output. Received addresses are written to IIC0.

The slave address is assigned to the higher 7 bits of IIC0.

## (3) Transfer direction specification

In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction. When this transfer direction specification bit has a value of 0, it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of 1, it indicates that the master device is receiving data from a slave device.



## (4) Acknowledge signal (ACK)

The acknowledge signal ( $\overline{ACK}$ ) is used by the transmitting and receiving devices to confirm serial data reception. The receiving device returns one  $\overline{ACK}$  signal for each 8 bits of data it receives. The transmitting device normally receives an  $\overline{ACK}$  signal after transmitting 8 bits of data. However, when the master device is the receiving device, it does not output an  $\overline{ACK}$  signal after receiving the final data to be transmitted. The transmitting device detects whether or not an  $\overline{ACK}$  signal is returned after it transmits 8 bits of data. When an  $\overline{ACK}$  signal is returned, the reception is judged as normal and processing continues. If the slave device does not return an  $\overline{ACK}$  signal, the master device outputs either a stop condition or a restart condition and then stops the current transmission. Failure to return an  $\overline{ACK}$  signal may be caused by the following two factors.

(a) Reception was not correctly performed.

(b) The final data was received.

When the receiving device sets the SDA0 line to low level during the ninth clock, the ACK signal becomes active (normal receive response).

When bit 2 (ACKE0) of IIC control register 0 (IICC0) is set to 1, automatic ACK signal generation is enabled.

Transmission of the eighth bit following the 7 address data bits causes bit 3 (TRC0) of IIC status register 0 (IICS0) to be set. When this TRC0 bit's value is 0, it indicates receive mode. Therefore, ACKE0 should be set to 1.

When the slave device is receiving (when TRC0 = 0), if the slave device does not need to receive any more data after receiving several bytes, setting ACKE0 to 0 will prevent the master device from starting transmission of the subsequent data.

Similarly, when the master device is receiving (when TRC0 = 0) and the subsequent data is not needed and when either a restart condition or a stop condition should therefore be output, setting ACKE0 to 0 will prevent the  $\overline{ACK}$  signal from being returned. This prevents the MSB data from being output via the SDA0 line (i.e., stops transmission) during transmission from the slave device.





When the local address is received, an  $\overline{ACK}$  signal is automatically output in synchronization with the falling edge of the eighth clock of SCL0 regardless of the ACKE0 value. No  $\overline{ACK}$  signal is output if the received address is not a local address.

The ACK signal output method during data reception is based on the wait timing setting, as described below.

When 8-clock wait is selected:	The $\overline{\text{ACK}}$ signal is output at the falling edge of the eighth clock of SCL0 if ACKE0
	is set to 1 before wait cancellation.
When 9-clock wait is selected:	The $\overline{\text{ACK}}$ signal is automatically output at the falling edge of the eighth clock of
	SCL0 if ACKE0 has already been set to 1.

# (5) Stop condition

When the SCL0 pin is at high level, changing the SDA0 pin from low level to high level generates a stop condition.

A stop condition is a signal that the master device outputs to the slave device when serial transfer has been completed. The slave device includes hardware that detects stop conditions.





A stop condition is generated when bit 0 (SPT0) of IIC control register 0 (IICC0) is set to 1. When the stop condition is detected, bit 0 (SPD0) of IIC status register 0 (IICS0) is set to 1 and INTIIC0 is generated when bit 4 (SPIE0) of IICC0 is set to 1.

# (6) Wait signal ( $\overline{WAIT}$ )

The wait signal ( $\overline{WAIT}$ ) is used to notify the communication partner that a device (master or slave) is preparing to transmit or receive data (i.e., is in a wait state).

Setting the SCL0 pin to low level notifies the communication partner of the wait status. When the wait status has been canceled for both the master and slave devices, the next data transfer can begin.



## Figure 11-15. Wait Signal (1/2)



#### Figure 11-15. Wait Signal (2/2)

A wait may be automatically generated depending on the setting of bit 3 (WTIM0) of IIC control register 0 (IICC0). Normally, when bit 5 (WREL0) of IICC0 is set to 1 or when FFH is written to IIC shift register 0 (IIC0), the wait status is canceled and the transmitting side writes data to IIC0 to cancel the wait status. The master device can also cancel the wait status via either of the following methods.

- By setting bit 1 (STT0) of IICC0 to 1
- By setting bit 0 (SPT0) of IICC0 to 1

## 11.3.5 I<sup>2</sup>C interrupt request (INTIIC0)

The following shows the value of IIC status register 0 (IICS0) at the INTIIC0 interrupt request generation timing and at the INTIIC0 interrupt timing.

## (1) Master device operation

#### (a) Start ~ Address ~ Data ~ Data ~ Stop (normal transmission/reception)



(b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)



(c) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)

<1>	Wher	WTIMO = 0								
								SP	T0 = 1 ↓	
	ST	AD6 to AD0	RW	AK	D7 to D0	AK	D7 to D0	AK	SP	
				4	1	2		▲3	<b>▲</b> 4	Δ5
	▲1:	IICS0 = 1010)	(110B							
	▲2:	IICS0 = 1010)	(000B							
	▲3:	IICS0 = 1010>	(000B (\	NTIM0 =	= 1)					
	▲4:	IICS0 = 1010)	(X00B							
	Δ 5:	IICS0 = 00000	001B							
•	Wher	NWTIMO = 1						SP	T0 = 1	
	ST	AD6 to AD0	RW	AK	D7 to D0	AK	D7 to D0	AK	↓ SP	T
					1		2		▲3	Δ4
	▲1:	IICS0 = 1010>	(110B							
	▲2:	IICS0 = 1010>	(100B							
	▲3:	IICS0 = 1010>	(X00B							
	Δ4:	IICS0 = 00000	001B							
	Re	emark ▲ ∆ X	: Alwa : Gen : don'	ays gen erated t care	erated only when SI	PIE0 = <sup>-</sup>	1			

# (2) Slave device operation (when receiving slave address data (matches SVA0))

# (a) Start ~ Address ~ Data ~ Data ~ Stop

Т	AD6 to AD	RW	AK	D7 to D0	AK	D7 to D0	AK	SP	
				▲1	▲2		▲3		Δ4
<b>▲</b> 1	: IICS0 = 000	1X110B							
▲2	: IICS0 = 000	1X000B							
▲3	: IICS0 = 000	1X000B							
$\Delta 4$	: IICS0 = 000	00001B							
		∆: Gei	nerated	only when S	PIE0 =	1			
Whei	n WTIM0 =	x: dor	't care	T		Γ			-
<b>Vhei</b> ST	n WTIM0 =	X: dor I ) RW	't care AK	D7 to D0	AK	D7 to D0	AK	SP	
Whei ST	n WTIM0 =	X: dor I ) RW	AK	D7 to D0 ▲1	AK	D7 to D0	AK	SP ▲3	Δ4
Whei ST ▲1:	n WTIMO = AD6 to AD : IICS0 = 000	X: dor     RW 1X110B	AK	D7 to D0 ▲1	AK	D7 to D0	AK	SP ▲3	Δ4
When ST ▲1: ▲2:	AD6 to AD : IICS0 = 000 : IICS0 = 000	X: dor I X: RW 1X110B 1X100B	AK	D7 to D0 ▲1	AK	D7 to D0	AK	SP ▲3	Δ4
Whei ST ▲1: ▲2: ▲3	AD6 to AD : IICS0 = 000 : IICS0 = 000 : IICS0 = 000	X: dor RW X1110B X1100B X100B	AK	D7 to D0 ▲1	АК	D7 to D0	АК	SP ▲3	Δ4
Vhei ST ▲1: ▲2: ▲3: △ 4:	AD6 to AD : IICS0 = 000 : IICS0 = 000 : IICS0 = 000 : IICS0 = 000	X: dor N N N N N N N N N N N N N	AK	D7 to D0 ▲1	AK	D7 to D0	АК	SP ▲3	Δ4

# (b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

	<1> When V	VTIMO	= 0 (aft	er restart, m	atches	SVA0	)					
ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP
-			4	1	2					<b>▲</b> 3	▲4	Δ5
	▲1: 110 ▲2: 110 ▲3: 110 ▲4: 110 ▲ 5: 110	CS0 = 00 CS0 = 00 CS0 = 00 CS0 = 00 CS0 = 00	001X110 001X000 001X110 001X000 0000001	)B )B )B B								
	Rem <2> When V	nark VTIMO :	▲: A ∆: C X: c = 1 (aft	Always gener Generated on Ion't care er restart, m	ated ly wher atches	n SPIE	0 = 1 )					
ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP
				1		2				▲3	·	<b>4</b> Δ5
	▲1: 110 ▲2: 110 ▲3: 110 ▲4: 110 ▲ 5: 110 <b>Rem</b>	CS0 = 00 CS0 = 00 CS0 = 00 CS0 = 00 CS0 = 00 CS0 = 00	001X110 001XX00 001X110 001XX00 0000001 ▲: A Δ: C X: c	0B 0B 0B B Always gener Generated on Ion't care	ated ly when	n SPIE	0 = 1					

(c) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

	<1> When V	VTIMO	= 0 (aft	er restart, e	xtensio	on code	e reception)						
ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP	1
				1	2				▲3		▲4		Δ5
	<b>▲</b> 1: II0	CS0 = 00	001X110	)B									
	<b>▲</b> 2: II0	CS0 = 00	001X000	)B									
	<b>▲</b> 3: IIC	CS0 = 00	010X010	)B									
	<b>▲</b> 4: IIC	CS0 = 00	010X000	)B									
	∆ 5: IIC	CS0 = 00	000001	В									
	<2> When V	VTIMO :	X: 0	ion't care er restart, e	xtensio	on code	e reception)						
ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP	
			4	1	4	2		4	<b>▲</b> 3	▲4	4	▲5	Δ6
	<b>▲</b> 1: IIC	CS0 = 00	001X110	)B									
	<b>▲</b> 2: II0	CS0 = 00	001XX0	ЪВ									
	<b>▲</b> 3: IIC	CS0 = 00	010X010	)B									
	<b>▲</b> 4: IIC	CS0 = 00	010X110	)B									
	▲5: IIC	CS0 = 00	010XX0	)B									
	Δ 6: IIC	50 = 00	JUUUU01	В									
	Rem	ark	▲: / ∆: 0 X: 0	Always gener Generated or Ion't care	ated	n SPIE	0 = 1						

(d) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

	<1> When V	VTIMO	= 0 (aft	er restart, m	ismato	hes ac	ldress (= not	exten	sion co	ode))		
ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP
				1	2	·				▲3		Δ4
	<b>▲</b> 1: II0	CS0 = 0	001X110	)B								
	<b>▲</b> 2: II0	CS0 = 0	001X000	)B								
	<b>▲</b> 3: II0	CS0 = 0	0000X10	)B								
	∆ 4: II0	CS0 = 0	0000001	В								
	Rem <2> When V	nark VTIMO :	▲: / ∆: 0 X: 0 = 1 (aft	Always gener Generated or don't care <b>er restart, m</b>	ated Ily whei i <b>smatc</b>	n SPIE	0 = 1 Idress (= not	texten	sion co	ode))		
ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP
				1		2				▲3		Δ4
	▲ 1: 110 ▲ 2: 110 ▲ 3: 110 ▲ 4: 110	CS0 = 00 CS0 = 00 CS0 = 00 CS0 = 00	001X110 001XX00 0000X10 0000001	)B )B  B								
	Ren	nark	▲: A ∆: 0 X: 0	Always gener Generated or Ion't care	ated Ily whei	n SPIE	0 = 1					

# (3) Slave device operation (when receiving extension code)

# (a) Start ~ Code ~ Data ~ Data ~ Stop

> W	hen	WTIM0 = 0								
S	т	AD6 to AD0	RW	AK	D7 to D0	AK	D7 to D0	AK	SP	Ţ
				1	4	▲2		▲3		Δ4
	▲1:	IICS0 = 0010>	(010B							
	▲2:	IICS0 = 0010>	(000B							
	▲3:	IICS0 = 0010>	(000B							
	∆ 4:	IICS0 = 00000	0001B							
• W	hen	۵ ۲ WTIMO = 1	: Gen : don'	erated t care	only when SI	PIE0 =	1			
S	т	AD6 to AD0	RW	AK	D7 to D0	AK	D7 to D0	AK	SP	
				1	2	4	▲3		4	Δ5
	▲1:	IICS0 = 0010>	(010B							
	▲2:	IICS0 = 0010>	(110B							
	▲3:	IICS0 = 0010>	<100B							
	▲4:	IICS0 = 0010>	(X00B							
	∆ 5:	IICS0 = 00000	0001B							
	Re	emark A X	: Alwa : Gen : don'	ays gen erated t care	erated only when SI	PIE0 =	1			

(b) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

	<1> When V	ТІМО	= 0 (aft	er restart, m	atches	SVA0	)					
ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP
•			▲1		2					▲3	▲4	Δ5
	▲1: 110 ▲2: 110 ▲3: 110 ▲4: 110 Δ 5: 110 Rem	CS0 = 0 CS0 = 0 CS0 = 0 CS0 = 0 CS0 = 0 CS0 = 0 Dark	010X010 010X000 001X110 0000001 ▲: / Δ: 0 X: 0 X: 0	DB DB DB DB Always gener Generated on don't care	ated ly whe	n SPIE s SVA0	0 = 1 <b>)</b>					
ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP
•		4	<b>▲</b> 1 ⊿	2		3				▲4		Δ5 Δ6
	▲1: 110 ▲2: 110 ▲3: 110 ▲4: 110 ▲5: 110 ▲ 6: 110 <b>Rem</b>	CS0 = 0 CS0 = 0 CS0 = 0 CS0 = 0 CS0 = 0 CS0 = 0	010X010 010X110 010XX0 001X110 0000001 <b>A</b> : / A: ( X: (	DB DB DB DB IB Always gener Generated on don't care	ated Ily whe	n SPIE	0 = 1					

(c) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop

ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP	
		1	⊾1	4	2			4	▲3		▲4		Δ5
	<b>▲</b> 1: II0	CS0 = 0	010X010	)B									
	<b>▲</b> 2: II0	CS0 = 0	010X000	)B									
	<b>▲</b> 3: II0	CS0 = 0	010X010	)B									
	<b>▲</b> 4: II0	CS0 = 0	010X000	)B									
	Δ 5: II0	CS0 = 0	000000	В									
	Rem	nark	<b>▲</b> : A	Always gener	rated								
			Δ: Ο	Generated or	nly whe	n SPIE	0 = 1						
			~										
			X: (	lon't care									
	<2> When V	VTIMO	x: c = 1 (aft	lon't care <b>er restart, e</b> :	xtensic	on code	e reception)		I	1	1	I	-
ST	<2> When V AD6 to AD0	VTIMO RW	X: 0 = <b>1 (aft</b> AK	don't care <b>er restart, e</b> : D7 to D0	<b>xtensic</b> AK	on code	AD6 to AD0	RW	AK	D7 to D0	AK	SP	
ST	<2> When V AD6 to AD0	VTIMO RW	X: 0 = 1 (aft AK	don't care er restart, e D7 to D0 ▲2	xtensic AK	on code ST ▲3	AD6 to AD0	RW	AK ▲4	D7 to D0 ▲5	АК	SP ▲6	Δ
ST	<2> When V AD6 to AD0	RW	X: C = 1 (aft AK	don't care er restart, e D7 to D0 ▲2	AK	on code ST ▲3	AD6 to AD0	RW	AK ▲4	D7 to D0 ▲5	AK	SP A6	 7
ST	<2> When V AD6 to AD0	<b>VTIMO</b> RW CS0 = 00	X: C = 1 (aft AK 1 A 010X010	don't care er restart, e: D7 to D0 2 DB	xtensic AK	on code ST ▲3	AD6 to AD0	RW	AK ▲4	D7 to D0 ▲5	AK	SP ▲6	
ST	<2> When V AD6 to AD0	<b>VTIMO</b> RW CS0 = 00 CS0 = 00	X: C = 1 (aft AK 010X010 010X110	don't care er restart, e D7 to D0 ▲2 DB DB	xtensic AK	on code ST ▲3	AD6 to AD0	RW	AK	D7 to D0 ▲5	AK	SP ▲6	Δ7
ST	<2> When V AD6 to AD0	<b>VTIMO</b> RW CS0 = 00 CS0 = 00 CS0 = 00	X: C = 1 (aft AK 010X010 010X110 010X100	don't care er restart, e D7 to D0 2 DB DB DB	xtensic АК	on code ST ▲3	AD6 to AD0	RW	AK ▲4	D7 to D0 ▲5	AK	SP ▲6	
ST	<2> When V AD6 to AD0	<b>VTIMO</b> RW CS0 = 00 CS0 = 00 CS0 = 00 CS0 = 00 CS0 = 00	X: C = 1 (aft AK 010X010 010X110 010XX00 010X100	don't care er restart, e D7 to D0 2 2 0 B 0 B 0 B 0 B	AK	on code ST ▲3	AD6 to AD0	RW	AK A	D7 to D0 ▲5	AK	SP ▲6	
ST	<2> When V AD6 to AD0 AD6 to AD0 A1: 110 A2: 110 A3: 110 A4: 110 A5: 110 A5: 110	<b>VTIMO</b> <b>RW</b> <b>CSO</b> = 00 <b>CSO</b> = 00 <b>CS</b>	X: C = 1 (aft AK 010X010 010X110 010X200 010X100 010X110 010X100	don't care er restart, e D7 to D0 2 0B 0B 0B 0B 0B	xtensic АК	on code ST ▲3	AD6 to AD0	RW	AK ▲4	D7 to D0 ▲5	AK	SP ▲6	
ST	<2> When V AD6 to AD0 A1: 110 A2: 110 A3: 110 A3: 110 A5: 110 A5: 110 A7: 110	<b>VTIMO</b> <b>RW</b> <b>CSO</b> = 00 <b>CSO</b> = 00 <b>CS</b>	X: C	don't care er restart, e D7 to D0 2 2 0 B 0 B 0 B 0 B 0 B 0 B 0 B 0 B 0	AK	ST 3	AD6 to AD0	RW	<b>AK</b> ▲4	D7 to D0 ▲5	AK	SP ▲6	
ST	<2> When V AD6 to AD0	<b>VTIMO</b> <b>RW</b> <b>CSO</b> = 00 <b>CSO</b> = 00	X: C = 1 (aft AK AK D10X010 D10X010 D10X000 D10X110 D10X100 D10XX0	don't care er restart, e D7 to D0 2 B B B B B B B B B B B B B B B B B B	Xtensio	on code ST ▲3	AD6 to AD0	RW	<b>AK</b> ▲4	D7 to D0 ▲5	AK	SP ▲6	
ST	<2> When V AD6 to AD0 AD6 to AD0 A1: 110 A2: 110 A3: 110 A3: 110 A5: 110 A6: 110 A7: 110 Rem	<b>VTIMO</b> <b>RW</b> <b>CSO</b> = 00 <b>CSO</b> = 00 <b>CS</b>	X: C = 1 (aft AK 010X010 010X110 010X010 010X010 010X00 010X00 010X00 010X00 010X00	don't care er restart, ex D7 to D0 2 0B 0B 0B 0B 0B 0B 0B 0B 0B 0B 0B 0B 0B	AK AK	on code ST ▲3	AD6 to AD0	RW	AK ▲4	D7 to D0 ▲5	AK	SP ▲6	
ST	<2> When V AD6 to AD0	<b>VTIMO</b> RW CS0 = 00 CS0	x: c = 1 (aft AK AK 010X010 010X110 010X100 010X110 010X00 010X110 010X00 010X110 010X00 010X110 010X00 010X110 010X00 010X110 010X00 010X110 010X00 010X00 010X110 010X00 000 0	don't care er restart, e D7 to D0 2 2 3 8 3 8 3 8 3 8 3 8 3 8 3 8 3 8 3 8	AK AK rated	n code ST ▲3	e reception) AD6 to AD0	RW	<b>AK</b> ▲4	D7 to D0 ▲5	AK	SP ▲6	
(d) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

	<1> When V	VTIMO	= 0 (afi	er restart, m	ismato	ches ac	ldress (= not	exten	sion co	ode))		
ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP
			▲1	4	2					▲3		Δ4
	▲1: 110 ▲2: 110 ▲3: 110 ▲ 4: 110	CS0 = 0 CS0 = 0 CS0 = 0 CS0 = 0	010X01 010X00 0000X1 000000	DB DB DB								
	Rem <2> When V	nark VTIM0	▲: / ∆: ( X: ( = 1 (aft	Always gener Generated on don't care <b>ter restart, m</b>	ated Ily whe	n SPIE	0 = 1 Idress (= not	exten	sion co	ode))		
ST	AD6 to AD0	RW	AK	D7 to D0	AK	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP
<u> </u>	1		<b>▲</b> 1 .	▲2	4	3	11		A	<b>▲</b> 4		Δ5
	▲1: 10 ▲2: 10 ▲3: 10 ▲4: 10 ▲5: 10 <b>Rem</b>	CS0 = 0 CS0 = 0 CS0 = 0 CS0 = 0 CS0 = 0 CS0 = 0	010X010 010X110 010XX0 0000X10 000000	DB DB DB DB IB Always gener	ated							

## (4) Operation without communication

(a) Start ~ Code ~ Data ~ Data ~ Stop

ST AI	D6 to AD0	RW	AK	D7 to D0	AK	D7 to D0	AK	SP
								L
$\Delta$ 1: IIC	CS0 = 00000	001B						
Rem	nark $\Delta$ :	Gen	erated	only when SF	PIE0 = <sup>-</sup>	1		

(5) Arbitration loss operation (operation as slave after arbitration loss)

# (a) When arbitration loss occurs during transmission of slave address data



(b) When arbitration loss occurs during transmission of extension code



# (6) Operation when arbitration loss occurs (no communication after arbitration loss)

(a) When arbitration loss occurs during transmission of slave address data

(b) When arbitration loss occurs during transmission of extension code

ST AD6 to A	D0 RW	AK	D7 to D0	AK	D7 to D0	AK	SP
		▲1					
1: IICS	i = 0110X0	10B (Exa	mple: when A	LD0 is r	read during inte	errupt se	ervicing
IICC0's LRELO	is set to 1	via softw	are				
Δ 2: IICS	0 = 000000	D1B					
Remark	<b>▲</b> : Alw	ays gen	erated				
	Δ: Ger	nerated	only when SI	PIE0 =	1		
	X∙ don	't caro					

#### (c) When arbitration loss occurs during data transfer



# (d) When loss occurs due to restart condition during data transfer

	<1> Not ext	ension	code (	(Example: m	ismato	ches SVA0)					
ST	AD6 to AD0	RW	AK	D7 to Dn	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP
			4	▲1					2		Δ <b>3</b>
	<b>▲</b> 1: II0	CS0 = 10	000X110	)B							
	▲2: IIC	CS0 = 0	1000110	)B (Example: \	when Al	_D0 is read dur	ing inter	rupt ser	vicing)		
	∆ 3: II0	CS0 = 0	0000001	B			0	•	0,		
	Ren	nark	▲: A ∆: 0 X: 0 Dn =	Always gener Generated or don't care D6 to D0	ated Iy whe	n SPIE0 = 1					
	<2> Extensi	on coc	le								
ST	AD6 to AD0	RW	AK	D7 to Dn	ST	AD6 to AD0	RW	AK	D7 to D0	AK	SP
			4	▲1			4	2			Δ <b>3</b>
	▲1: II0	CS0 = 10	000X110	)B )B (Example: )	when A	I D0 is read dur	ing inter	rupt cor	vicina)		
		s LREL	) is set to	o 1 via softwar	e	LD0 is read dui	ing inter	rupt sei	vicing)		
	Δ 3: IIC	CS0 = 0	0000001	В							
	Rem	nark	▲: A	Always gener	ated	n SPIE0 – 1					

User's Manual U14665EJ4V0UD

(e) When loss occurs due to stop condition during data transfer



(f) When arbitration loss occurs due to low-level data when attempting to generate a restart condition



(g) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition



(h) When arbitration loss occurs due to low-level data when attempting to generate a stop condition



#### 11.3.6 Interrupt request (INTIIC0) generation timing and wait control

The setting of bit 3 (WTIM0) in IIC control register 0 (IICC0) determines the timing by which INTIIC0 is generated and the corresponding wait control, as shown below.

Table 11-3.	INTIIC0	Generation	Timing	and	Wait	Control
-------------	---------	------------	--------	-----	------	---------

	Durir	ng Slave Device Ope	eration	Durir	ng Master Device Op	peration
VV T IIVIO	Address	Data Reception	Data Transmission	Address	Data Reception	Data Transmission
0	9 <sup>Notes 1, 2</sup>	8 <sup>Note 2</sup>	8 <sup>Note 2</sup>	9	8	8
1	9 <sup>Notes 1, 2</sup>	9 <sup>Note 2</sup>	9 <sup>Note 2</sup>	9	9	9

Notes 1. The slave device's INTIIC0 signal and wait period occurs at the falling edge of the ninth clock only when there is a match with the address set to slave address register 0 (SVA0).
 At this point, ACK is output regardless of the value set to bit 2 (ACKE0) of IICC0. For a slave device that has received an extension code, INTIIC0 occurs at the falling edge of the eighth clock.

- 2. If the received address does not match the contents of slave address register 0 (SVA0), neither INTIIC0 nor a wait occurs.
- **Remark** The numbers in the table indicate the number of the serial clock's clock signals. Interrupt requests and wait control are both synchronized with the falling edge of these clock signals.

#### (1) During address transmission/reception

- Slave device operation: The interrupt and wait timing are determined regardless of the WTIM0 bit.
- Master device operation: The interrupt and wait timing occur at the falling edge of the ninth clock regardless
   of the WTIM0 bit.

#### (2) During data reception

Master/slave device operation: The interrupt and wait timing are determined according to the WTIM0 bit.

#### (3) During data transmission

Master/slave device operation: The interrupt and wait timing are determined according to the WTIM0 bit.

#### (4) Wait cancellation method

The four wait cancellation methods are as follows.

- By setting bit 5 (WREL0) of IIC control register 0 (IICC0) to 1
- By writing to the IIC shift register 0 (IIC0)
- By start condition setting (bit 1 (STT0) of IIC control register 0 (IICC0) = 1)
- By stop condition setting (bit 0 (SPT0) of IIC control register 0 (IICC0) = 1)

When an 8-clock wait has been selected (WTIM0 = 0), the output level of  $\overline{ACK}$  must be determined prior to wait cancellation.

## (5) Stop condition detection

INTIIC0 is generated when a stop condition is detected.

#### 11.3.7 Address match detection method

When in I<sup>2</sup>C bus mode, the master device can select a particular slave device by transmitting the corresponding slave address.

Address match detection is performed automatically by hardware. An interrupt request (INTIIC0) occurs when a local address has been set to slave address register 0 (SVA0) and when the address set to SVA0 matches the slave address sent by the master device, or when an extension code has been received.

#### 11.3.8 Error detection

In I<sup>2</sup>C bus mode, the status of the serial data bus (SDA0) during data transmission is captured by IIC shift register 0 (IIC0) of the transmitting device, so the IIC0 data prior to transmission can be compared with the transmitted IIC0 data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match.

## 11.3.9 Extension code

- (1) When the higher 4 bits of the receive address are either 0000 or 1111, the extension code flag (EXC0) is set for extension code reception and an interrupt request (INTIIC0) is issued at the falling edge of the eighth clock. The local address stored in slave address register 0 (SVA0) is not affected.
- (2) If 11110xx0 is set to SVA0 by a 10-bit address transfer and 11110xx0 is transferred from the master device, the results are as follows. Note that INTIIC0 occurs at the falling edge of the eighth clock.
  - Higher four bits of data match: EXC0 = 1<sup>Note</sup>
  - Seven bits of data match: COI0 = 1<sup>Note</sup>
- Note EXC0: Bit 5 of IIC status register 0 (IICS0) COI0: Bit 4 of IIC status register 0 (IICS0)
- (3) Since the processing after the interrupt request occurs differs according to the data that follows the extension code, such processing is performed by software.

For example, when operation as a slave is not desired after the extension code is received, set bit 6 (LREL0) of IIC control register 0 (IICC0) to 1 and the CPU will enter the next communication wait state.

Table 11-4.	Extension Code Bit Definitions

Slave address	R/W bit	Description
0000 000	0	General call address
0000 000	1	Start byte
0000 001	х	CBUS address
0000 010	х	Address that is reserved for different bus format
1111 0xx	х	10-bit slave address specification

#### 11.3.10 Arbitration

When several master devices simultaneously output a start condition (when STT0 is set to 1 before STD0 is set to 1<sup>Note</sup>), communication among the master devices is performed as the number of clocks is adjusted until the data differs. This kind of operation is called arbitration.

When one of the master devices loses in arbitration, an arbitration loss flag (ALD0) in IIC status register 0 (IICS0) is set via the timing by which the arbitration loss occurred, and the SCL0 and SDA0 lines are both set to high impedance, which releases the bus.

The arbitration loss is detected based on the timing of the next interrupt request (the eighth or ninth clock, when a stop condition is detected, etc.) and the ALDO = 1 setting that has been made by software.

For details of interrupt request timing, see 11.3.5 l<sup>2</sup>C interrupt request (INTIICO).

Note STD0: Bit 1 of IIC status register 0 (IICS0) STT0: Bit 1 of IIC control register 0 (IICC0)





#### Table 11-5. Status During Arbitration and Interrupt Request Generation Timing

Status During Arbitration	Interrupt Request Generation Timing
During address transmission	At falling edge of eighth or ninth clock following byte transfer <sup>Note 1</sup>
Read/write data after address transmission	
During extension code transmission	
Read/write data after extension code transmission	
During data transmission	
During ACK signal transfer period after data reception	
When restart condition is detected during data transfer	
When stop condition is detected during data transfer	When stop condition is output (when SPIE0 = 1) <sup>Note 2</sup>
When data is at low level while attempting to output a restart condition	At falling edge of eighth or ninth clock following byte transfer <sup>Note 1</sup>
When stop condition is detected while attempting to output a restart condition	When stop condition is output (when SPIE0 = 1) <sup>Note 2</sup>
When data is at low level while attempting to output a stop condition	At falling edge of eighth or ninth clock following byte transfer <sup>Note 1</sup>
When SCL0 is at low level while attempting to output a restart condition	

- **Notes 1.** When WTIM0 (bit 3 of IIC control register 0 (IICC0)) = 1, an interrupt request occurs at the falling edge of the ninth clock. When WTIM0 = 0 and the extension code's slave address is received, an interrupt request occurs at the falling edge of the eighth clock.
  - 2. When there is a possibility that arbitration will occur, set SPIE0 = 1 for master device operation.

Remark SPIE0: Bit 5 of IIC control register 0 (IICC0)

## 11.3.11 Wakeup function

The I<sup>2</sup>C bus slave function is a function that generates an interrupt request (INTIIC0) when a local address and extension code have been received.

This function makes processing more efficient by preventing unnecessary interrupt requests from occurring when addresses do not match.

When a start condition is detected, wakeup standby mode is set. This wakeup standby mode is in effect while addresses are transmitted due to the possibility that an arbitration loss may change the master device (which has output a start condition) to a slave device.

However, when a stop condition is detected, bit 5 (SPIE0) of IIC control register 0 (IICC0) is set regardless of the wakeup function, and this determines whether interrupt requests are enabled or disabled.

#### 11.3.12 Communication reservation

To start master device communications when not currently using a bus, a communication reservation can be made to enable transmission of a start condition when the bus is released. There are two modes under which the bus is not used.

- When arbitration results in neither master nor slave operation
- When an extension code is received and slave operation is disabled (ACK is not returned and the bus was released when bit 6 (LREL0) of IIC control register 0 (IICC0) was set to "1").

If bit 1 (STT0) of IICC0 is set while the bus is not used, a start condition is automatically generated and the wait status is set after the bus is released (after a stop condition is detected).

When the bus release is detected (when a stop condition is detected), writing to IIC shift register 0 (IIC0) causes the master's address transfer to start. At this point, bit 4 (SPIE0) of IICC0 should be set.

When STT0 has been set, the operation mode (as start condition or as communication reservation) is determined according to the bus status.

If the bus has been released ......a start condition is generated If the bus has not been released (standby mode) ...... communication reservation

To detect which operation mode has been determined for STT0, set STT0, wait for the wait period, then check the MSTS0 (bit 7 of IIC status register 0 (IICS0)).

Wait periods, which should be set via software, are listed in Table 11-6. These wait periods can be set via the settings for bits 3, 1, and 0 (SMC0, CL01, and CL00) in IIC clock selection register 0 (IICCL0).

SMC0	CL01	CL00	Wait Period
0	0	0	26 clocks
0	0	1	46 clocks
0	1	0	92 clocks
0	1	1	37 clocks
1	0	0	16 clocks
1	0	1	
1	1	0	32 clocks
1	1	1	13 clocks

#### Table 11-6. Wait Periods

The communication reservation timing is shown below.





Communication reservations are accepted via the following timing. After bit 1 (STD0) of IIC status register 0 (IICS0) is set to 1, a communication reservation can be made by setting bit 1 (STT0) of IIC control register 0 (IICC0) to 1 before a stop condition is detected.



Figure 11-18. Timing for Accepting Communication Reservations

The communication reservation flowchart is illustrated below.



Figure 11-19. Communication Reservation Flowchart

# 11.3.13 Cautions

After a reset, when changing from a mode in which no stop condition has been detected (the bus has not been released) to a master device communication mode, first generate a stop condition to release the bus, then perform master device communication.

When using multiple masters, it is not possible to perform master device communication when the bus has not been released (when a stop condition has not been detected).

Use the following sequence for generating a stop condition.

(a) Set IIC clock selection register 0 (IICCL0).

- (b) Set bit 7 (IICE0) of IIC control register 0 (IICC0).
- (c) Set bit 0 of IICC0.

## 11.3.14 Communication operations

# (1) Master operations

The following is a flowchart of the master operations.





# (2) Slave operation

An example of slave operation is shown below.



Figure 11-21. Slave Operation Flowchart

## 11.3.15 Timing of data communication

When using I<sup>2</sup>C bus mode, the master device outputs an address via the serial bus to select one of several slave devices as its communication partner.

After outputting the slave address, the master device transmits the TRC0 bit (bit 3 of IIC status register 0 (IICS0)), which specifies the data transfer direction and then starts serial communication with the slave device.

The shift operation of IIC bus shift register 0 (IIC0) is synchronized with the falling edge of the serial clock (SCL0). The transmit data is transferred to the SO latch and is output (MSB first) via the SDA0 pin.

Data input via the SDA0 pin is captured by IIC0 at the rising edge of SCL0.

The data communication timing is shown below.







Figure 11-22. Example of Master to Slave Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (2/3)





IICO	$   IIC0 \leftarrow \text{FFH Note} $
ACKDO	
OTDO	
5100	
SPD0	
WTIM0	н
ACKE0	Н
MSTS0	
STT0	
SPT0	
WREL0	Note
INTIIC0	
TRC0	
Transfer	lines
SCL0	
SDA0	XAD6XAD5XAD4XAD3XAD2XAD1XAD0/ R D7 X D6 X D5 X D4 X D3 X D2
Process	ing by slave device
liCo	\IIC0 \(color \) data
ACKD0	
STD0	
SPD0	
WTIM0	
ACKE0	
MSTS0	/ / /
STT0	L
SPT0	
WRFIO	
	L
INTIICO	

# Figure 11-23. Example of Slave to Master Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (1/3)





Processin	g by master device
IIC0	IIC0 ← FFH Note
ACKD0	
STD0	
SPD0	
WTIM0	Н
ACKE0	Н
MSTS0	
STT0	
SPT0	
WREL0	Note
INTIIC0	
TRC0	
Transfer I	
SCL0	
SDA0	D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0 N- ACK AD6 X AD6 X AD5
Processi	ng by slave device
IIC0	IIC0 ← data
ACKD0	/
STD0	
SPD0	
WTIM0	
	/
ACKE0	1
ACKE0 MSTS0	_L
ACKE0 MSTS0 STT0	_ L
ACKE0 MSTS0 STT0 SPT0	<u> </u>
ACKE0 MSTS0 STT0 SPT0 WREL0	<u> </u>
ACKE0 MSTS0 STT0 SPT0 WREL0 INTIIC0	

# Figure 11-23. Example of Slave to Master Communication (When 9-Clock Wait Is Selected for Both Master and Slave) (3/3)

## 11.4 Asynchronous Serial Interface (UART0, UART1)

**Remark** n = 0, 1 in section 11.4.

UARTn has the following two operation modes.

#### (1) Operation stopped mode

This mode is used when serial transfers are not performed. It can therefore be used to reduce power consumption.

#### (2) Asynchronous serial interface mode

This mode enables full-duplex operation in which one byte of data is transmitted and received after the start bit. The on-chip dedicated UARTn baud rate generator enables communications using a wide range of selectable baud rates. In addition, a baud rate based on divided clock input to the ASCKn pin can also be defined. The UARTn baud rate generator can also be used to generate a MIDI-standard baud rate (31.25 kbps).

## 11.4.1 Configuration

UARTn includes the following hardware.

Item	Configuration
Registers	Transmit shift registers 0, 1 (TXS0, TXS1) Receive buffer registers 0, 1 (RXB0, RXB1)
Control registers	Asynchronous serial interface mode registers 0, 1 (ASIM0, ASIM1) Asynchronous serial interface status registers 0, 1 (ASIS0, ASIS1) Baud rate generator control registers 0, 1 (BRGC0, BRGC1) Baud rate generator mode control registers 00, 01 (BRGMC00, BRGMC01) Baud rate generator mode control registers 10, 11 (BRGMC10, BRGMC11)

#### Table 11-7. Configuration of UARTn



#### Figure 11-24. Block Diagram of UARTn

# (1) Transmit shift registers 0, 1 (TXS0, TXS1)

TXSn is the register for setting transmit data. Data written to TXSn is transmitted as serial data. When the data length is set as 7 bits, bit 0 to bit 6 of the data written to TXSn is transmitted as serial data. Writing data to TXSn starts the transmit operation.

TXSn can be written to by an 8-bit memory manipulation instruction. It cannot be read. RESET input sets these registers to FFH.

#### Caution Do not write to TXSn during a transmit operation.

#### (2) Receive shift registers 0, 1 (RX0, RX1)

RXn register converts serial data input via the RXD0, RXD1 pins to parallel data. When one byte of data is received at RXn, the received data is transferred to receive buffer registers 0 and 1 (RXB0, RXB1). RX0 and RX1 cannot be manipulated directly by a program.

## (3) Receive buffer registers 0, 1 (RXB0, RXB1)

RXBn is used to hold receive data. When one byte of data is received, one byte of new receive data is transferred.

When the data length is set as 7 bits, received data is sent to bit 0 to bit 6 of RXBn. In RXBn, the MSB must be set to "0".

RXBn can be read by an 8-bit memory manipulation instruction. It cannot be written. RESET input sets RXBn to FFH.

## (4) Transmission controller

The transmission controller controls transmit operations, such as adding a start bit, parity bit, and stop bit to data that is written to transmit shift register n (TXSn), based on the values set to asynchronous serial interface mode register n (ASIMn).

## (5) Reception controller

The reception controller controls receive operations based on the values set to asynchronous serial interface mode register n (ASIMn). During a receive operation, it performs error checking, such as for parity errors, and sets various values to asynchronous serial interface status register n (ASISn) according to the type of error that is detected.

# 11.4.2 UARTn control registers

UARTn is controlled by the following registers.

- Asynchronous serial interface mode register n (ASIMn)
- Asynchronous serial interface status register n (ASISn)
- Baud rate generator control register n (BRGCn)
- Baud rate generator mode control registers n0, n1 (BRGMCn0, BRGMCn1)

# (1) Asynchronous serial interface mode registers 0, 1 (ASIM0, ASIM1)

ASIMn is an 8-bit register that controls UARTn's serial transfer operations. ASIMn can be set by an 8-bit or 1-bit memory manipulation instruction. RESET input clears these registers to 00H.

	7	6	5	4	3	2	1	0				
ASIMn	TXEn	RXEn	PS1n	PS0n	UCLn	SLn	ISRMn	0				
	TXEn	RXEn	Op	peration mode		RXDn/Pxx pin function	TXD	n/Pxx pin tion				
	0	0	Operation st	opped		Port function	Port fu	nction				
	0	1	UARTn mod	e (receive only	')	Serial function	Port fu	nction				
	1	0	UARTn mod	e (transmit onl	y)	Port function	Serial f	unction				
	1	1	UARTn mod	e (transmit and	d receive)	Serial function	Serial f	unction				
	PS1n	PS0n			Parity	bit specification						
	0	0	No parity									
	0	1	Zero parity a	Ilways added c	uring trans	mission arity errors do not occur)						
	1	0	Odd parity			-						
	1	1	Even parity									
		1										
	UCLn			Character length specification								
	0	7 bits										
	1	8 bits										
	SLn		:	Stop bit length	specificatio	on for transmit dat	a					
	0	1 bit										
	1	2 bits										
	ISRMn		Rece	ive completion	interrupt c	ontrol when error o	occurs					
	0	Receive co	mpletion interru	pt is issued wh	en an erro	r occurs						
	1	Receive co	mpletion interru	pt is not issued	when an	error occurs						

Cautions 1. Do not switch the operation mode until after the current serial transmit/receive operation has been stopped.

2. Be sure to set bit 0 to 0.

# (2) Asynchronous serial interface status registers 0, 1 (ASIS0, ASIS1)

When a receive error occurs in asynchronous serial interface mode, these registers indicate the type of error. ASISn can be read by an 8-bit or 1-bit memory manipulation instruction. RESET input clears these registers to 00H.

After reset:	00H	R	Address	s: FFFFF302H	I, FFFFF312H								
	7	6	5	4	3	2	1	0					
ASISn	0	0	0	0	0	PEn	FEn	OVEn					
	PEn	PEn Parity error flag											
	0	No parity er	Parity error hag										
	1	Parity error (Transmit da	Parity error (Transmit data parity does not match)										
	FEn	•	Framing error flag										
	FEII	No fromino	No framing error										
	0												
	1	Framing error (Stop bit not detected)											
	OVEn	OVEn Overrun error flag											
	0	No overrun	No overrun error										
	1	Overrun erro	Overrun error <sup>Note 2</sup>										
Notes 1	<ol> <li>Even if a interface stop bit le</li> <li>Be sure to</li> </ol>	stop bit len mode registe ngth of 1 bit.	gth has been er n (ASIMn).	n set as two , stop bit de	bits by setti tection during	ng bit 2 (SL a receive c	n) in asynch operation only	ronous ser applies to					
4	Until the c	contents of R	XBn are read	l, further over	rrun errors will	occur when	receiving da	ta.					

# (3) Baud rate generator control registers 0, 1 (BRGC0, BRGC1)

These registers set the serial clock for UARTn.

BRGCn can be set by an 8-bit memory manipulation instruction.

RESET input clears these registers to 00H.

After reset:	00H	H R/W Address: FFFFF304H, FFFFF314H										
		7	(	6	!	5 4 3		2	1	0		
BRGCn	MDLn7		MD	Ln6	MD	Ln5	MD	Ln4	MDLn3	MDLn2	MDLn1	MDLn0
	MD Ln7	MD Ln6	MD Ln5	MD Ln4	MD Ln3	MD Ln2	MD Ln1	MD Ln0	ę	k		
	0	0	0	0	0	×	×	×	Setting prohi	-		
	0	0	0	0	1	0	0	0	fscк/8			8
	0	0	0	0	1	0	0	1	fscк/9			9
	0	0	0	0	1	0	1	0	fscк/10	10		
	0	0	0	0	1	0	1	1	fscк/11			11
	0	0	0	0	1	1	0	0	fscк/12			12
	0	0	0	0	1	1	0	1	fscк/13			13
	0	0	0	0	1	1	1	0	fscк/14			14
	0	0	0	0	1	1	1	1	fscк/15			15
	0	0	0	1	0	0	0	0	fscк/16			16
	•	•	•	•	•	•	•	•		•		•
	•	•	•	•	•	•	•	•		•		•
	•	•	•	•	•	•	•	•		•		•
	1	1	1	1	1	1	1	1	fscк/255			255

- other than "Setting prohibited". Selecting the "Setting prohibited" setting in stop mode does not cause any problems.
  - 2. If write is performed to BRGCn during communication processing, the output of the baud rate generator will be disturbed and communication will not be performed normally. Therefore, do not write to BRGCn during communication processing.
- Remark fsck: Source clock of 8-bit counter

# (4) Baud rate generator mode control registers n0, n1 (BRGMCn0, BRGMCn1)

These registers set the UARTn source clock.

BRGMCn0 and BRGMCn1 are set by an 8-bit memory manipulation instruction. RESET input clears these registers to 00H.

After reset:	00H	R/W		Address	Address: FFFFF30EH, FFFFF31EH						
	7	(	6	5	4	3	2	1	0		
BRGMCn0	0	(	D	0	0 0 T		TPSn2	TPSn1	TPSn0		
	•	·									
After reset:	00H	R/W		Address	: FFFFF320H	I, FFFFF322H					
	7	(	6	5	4	3	2	1	0		
BRGMCn1	0	0 0		0	0 0 0 0				TPSn3		
	TPSn3	TPSn2	TPSn1	TPSn0		8-bit counter source clock selection					
	0	0	0	0	External cloo	ck (ASCKn)			-		
	0	0	0	1	fxx	f <sub>xx</sub>					
	0	0	1	0	f <sub>xx</sub> /2	1					
	0	0	1	1	f <sub>xx</sub> /4	2					
	0	1	0	0	f <sub>xx</sub> /8						
	0	1	0	1	fxx/16	4					
	0	1	1	0	fxx/32				5		
	0	1	1	1	at n = 0: TN	12 output			_		
					at n = 1: TN	13 output					
	1	0	0	0	fxx/64				6		
	1	0	0	1	f <sub>xx</sub> /128				7		
	1	0	1	0	fxx/256				8		
	1	0	1	1	fxx/512				9		
	1	1	0	0	Setting proh	ibited			_		
	1	1	0	1					_		
	1	1	1	0					_		
	1	1	1	1					-		

Cautions. 1. If write is performed to BRGMCn0, n1 during communication processing, the output of the baud rate generator will be disturbed and communication will not be performed normally. Therefore, do not write to BRGMCn0, n1 during communication processing.

2. Be sure to set bits 7 to 3 of BRGMCn0 to 0.

Remarks 1. fsck: Source clock of 8-bit counter

2. When the selection clock is output from the timer, pins P30/TO2/TI2 and P31/TO3/TI3 do not need to be set to timer output mode.

### 11.4.3 Operations

UARTn has the following two operation modes.

- Operation stopped mode
- Asynchronous serial interface mode

### (1) Operation stopped mode

In this mode, serial transfers are not performed and therefore power consumption can be reduced. When in operation stopped mode, pins can be used as ordinary ports.

# (a) Register settings

Operation stopped mode settings are made via bits TXEn and RXEn of asynchronous serial interface mode register n (ASIMn).

After reset:	00H	R/W	Address	Address: FFFFF300H, FFFFF310H							
	7	6	5	4	3	2	1	0			
ASIMn	TXEn	RXEn	PS1n PS0n CLn SLn				ISRMn	0			
			-								
	TXEn	RXEn	Ор	peration mode		RXDn/Pxx pin function	TXD func	n/Pxx pin tion			
	0	0	Operation sto	opped		Port function	Port function Port function				
C	Cautions 1.	Do not sw operation I	ritch the openas been sto	eration mod	e until a	fter the curren	it serial tra	nsmit/rece			

## Figure 11-25. ASIMn Setting (Operation Stopped Mode)

#### (2) Asynchronous serial interface mode

This mode enables full-duplex operation in which one byte of data after the start bit is transmitted and received.

The on-chip dedicated UARTn baud rate generator enables communications using a wide range of selectable baud rates.

The UARTn baud rate generator can also be used to generate a MIDI-standard baud rate (31.25 kbps).

#### (a) Register settings

The asynchronous serial interface mode settings are made via ASIMn, BRGCn, BRGMCn0, and BRGMCn1.

After reset:	00H	R/W	Address	s: FFFFF300H	, FFFFF31	ОH						
	7	6	5	4	3	2	1	0				
ASIMn	TXEn	RXEn	PS1n	PS0n	CLn	SLn	ISRMn	0				
		T	T			Γ						
	TXEn	RXEn	Op	peration mode		RXDn/Pxx pin function	TXD funct	)n/Pxx pin tion				
	0	1	UARTn mod	le (receive only	)	Serial function	Port fu	nction				
	1	0	UARTn mod	le (transmit only	/)	Port function	Serial f	unction				
	1	1	UARTn mod	UARTn mode (transmit and receive) Serial function Seria								
	PS1n	PS0n			Parity I	bit specification						
	0	0	No parity									
	0	1	Zero parity always added during transmission No parity detection during reception (parity errors do not occur)									
	1	0	Odd parity									
	1	1	Even parity									
		1										
	CLn			Charact	er length s	specification						
	0	7 bits										
	1	8 bits										
	SLn			Stop bit length	specificatio	on for transmit data	I					
	0	1 bit										
	1	2 bits										
		1										
	ISRMn		Rece	ive completion	interrupt c	ontrol when error o	ccurs					
	0	Receive cor	npletion interru	pt is issued wh	en an erro	r occurs						
	1	Receive cor	npletion interru	pt is not issued	when an	error occurs						
Cautions	<ol> <li>Do not has bee</li> <li>Be sure</li> </ol>	switch the en stopped. e to set bit 0 t	operation m to 0.	ode until aft	er the c	urrent serial tra	ansmit/recei	ve operat				
	3. Set the	RXEn to 1 at	fter a high le	vel is input t	o the RX	Dn pin. If the R	XEn is set t	o 1 when				

Figure 11-26. ASIMn Setting (Asynchronous Serial Interface Mode)

RXDn pin is at low level, reception is started unexpectedly.

\*

After reset: 00H R Address: FFFFF302H, FFFFF312H													
	7	6	5	4	3	2	1	0					
ASISn	0	0	0	0	0	PEn	FEn	OVEn					
	PEn				Parity error fla	g							
	0	No parity er	o parity error										
	1	Parity error	Parity error										
		(Transmit da	ransmit data parity does not match)										
	FEn		Framing error flag										
	0	No framing	No framing error										
	1	Framing err	Framing error <sup>Note 1</sup>										
		(Stop bit no	t detected)										
	OVEn			0	verrun error fl	ag							
	0	No overrun	error										
	1	Overrun err	Or <sup>Note 2</sup>										
		(Next receiv	e operation w	as completed	before data v	vas read from	receive buffe	er register)					
Notes 1. 2.	Even if the interface m stop bit leng Be sure to Until the co	stop bit leng ode register gth of 1 bit. read the cont ntents of RXI	gth has bee n (ASIMn), ents of recei 3n are read,	n set as two stop bit def ve buffer reg further over	o bits by se ection durin gister n (RXE run errors w	tting bit 2 (§ g a receive 3n) when an ill occur whe	SLn) of asyr operation c overrun erro	nchronous so only applies or has occur data.					

# Figure 11-27. ASISn Setting (Asynchronous Serial Interface Mode)

After reset:	00H		R/W		,	Address	s: FFFI	FF304H	I, FFFFF314H				
		7	6	6	5			4	3	2			0
BRGCn	MD	Ln7	MD	Ln6	MDLn5		MD	Ln4	MDLn3	MDLn2	MDLn1	M	)Ln0
			1	1		1							r
	MD Ln7	MD Ln6	MD Ln5	MD Ln4	MD Ln3	MD Ln2	MD Ln1	MD Ln0			k		
	0	0	0	0	0	×	×	×	Setting proh	ibited			-
	0	0	0	0	1	0	0	0	fscк/8				8
	0	0	0	0	1	0	0	1	fscк/9				9
	0	0	0	0	1	0	1	0	fscк/10				10
	0	0	0	0	1	0	1	1	fscк/11				11
	0	0	0	0	1	1	0	0	fscк/12				12
	0	0	0	0	1	1	0	1	fscк/13				13
	0	0	0	0	1	1	1	0	fscк/14				14
	0	0	0	0	1	1	1	1	fscк/15				15
	0	0	0	1	0	0	0	0	fscк/16				16
	•	•	•	•	•	•	•	•		•			•
	•	•	•	•	•	•	•	•		•			•
	•	•	•	•	•	•	•	•		•			•
	1	1	1	1	1	1	1	1	fscк/255				255
	Cautio	ns 1.	Rese	t inpu	t cleai	rs BRC	GCn to	o 00H.	Before star	ting operation	on, select a	settir	ıg otheı
			than	"Sett	ing pr	ohibit	ed".	Selec	ting "Settin	g prohibited	l" setting ir	n sto	o mode
			does	not c	ause a	ny pro	oblem	s.					

## Figure 11-28. BRGCn Setting (Asynchronous Serial Interface Mode)

2. If write is performed to BRGCn during communication processing, the output of the baud rate generator is disturbed and communication will not be performed normally. Therefore, do not write to BRGCn during communication processing.

Remark fsck: Source clock of 8-bit counter
After reset:	00H	R/W		Address	: FFFFF30EH	, FFFFF31EH				
	7	(	3	5	4	3	2	1		0
BRGMCn0	0	(	)	0	0	0	TPSn2	TPSn1	TF	Sn0
		·								
After reset:	00H	R/W		Address	: FFFFF320H	, FFFFF322H				
	7	(	6	5	4	3	2	1		0
BRGMCn1	0	(	)	0	0	0	0	0	TF	°Sn3
	1	1								
	TPSn3	TPSn2	TPSn	1 TPSn0		8-bit counter s	source clock se	lection		m
	0	0	0	0	External cloc	k (ASCKn)				-
	0	0	0	1	fxx					0
	0	0	1	0	fxx/2					1
	0	0	1	1	fxx/4					2
	0	1	0	0	fxx/8					3
	0	1	0	1	fxx/16					4
	0	1	1	0	fxx/32					5
	0	1	1	1	at n = 0: TM	3 output				-
					at n = 1: TM	2 output				
	1	0	0	0	fxx/64					6
	1	0	0	1	fxx/128					7
	1	0	1	0	fxx/256					8
	1	0	1	1	fxx/512					9
	1	1	0	0	Setting prohi	bited				
	1	1	0	1						_
	1	1	1	0						_
	1	1	1	1						-

#### Figure 11-29. BRGMCn0 and BRGMCn1 Settings (Asynchronous Serial Interface Mode)

- Cautions 1. If write is performed to BRGMCn0, n1 during communication processing, the output of the baud rate generator is disturbed and communication will not be performed normally. Therefore, do not write to BRGMCn0 and BRGMCn1 during communication processing.
  - 2. Be sure to set bits 7 to 3 of BRGMCn0 to 0.
- Remarks 1. fxx: Main clock oscillation frequency
  - 2. When the selection clock is output from the timer, pins P30/TO2/TI2 and P31/TO3/TI3 do not need to be set in timer output mode.

#### (b) Baud rate

The baud rate transmit/receive clock that is generated is obtained by dividing the main clock.

#### Generation of baud rate transmit/receive clock using main clock

The transmit/receive clock is obtained by dividing the main clock. The following equation is used to obtain the baud rate from the main clock.

#### <When $8 \le k \le 255$ >

$$[\text{Baud rate}] = \frac{f_{xx}}{2^{m+1} \times k} \quad [\text{Hz}]$$

fxx: Main clock oscillation frequency

m: Value set by TPSn3 to TPSn0 ( $0 \le m \le 9$ )

k: Value set by MDLn7 to MDLn0 (8  $\leq$  k  $\leq$  255)

#### • Baud rate error tolerance

The baud rate error tolerance depends on the number of bits in a frame and the counter division ratio [1/(16+k)].

Table 11-8 shows the relationship between the main clock and the baud rate, and Figure 11-30 shows an example of the baud rate error tolerance.

Baud Rate		fxx = 16 N	lHz		fxx = 8 MI	Ηz
(bps)	k	m	Error (%)	k	m	Error (%)
32	-	-	-	244	9	0.06
64	244	9	0.06	244	8	0.06
128	244	8	0.06	244	7	0.06
300	208	7	0.16	208	6	0.16
600	208	6	0.16	208	5	0.16
1200	208	5	0.16	208	4	0.16
2400	208	4	0.16	208	3	0.16
4800	208	3	0.16	208	2	0.16
9600	208	2	0.16	208	1	0.16
19200	208	1	0.16	208	0	0.16
38400	208	0	0.16	104	0	0.16
76800	104	0	0.16	52	0	0.16
150000	53	0	0.63	27	0	-1.24
300000	27	0	-1.24	13	0	2.56

#### Table 11-8. Relationship Between Main Clock and Baud Rate

**Remark** fxx: Main clock oscillation frequency



Figure 11-30. Error Tolerance (When k = 16), Including Sampling Errors

#### (3) Communication operations

#### (a) Data format

As shown in Figure 11-31, the format of the transmit/receive data consists of a start bit, character bits, a parity bit, and one or more stop bits.

Asynchronous serial interface mode register n (ASIMn) is used to set the character bit length, parity selection, and stop bit length within each data frame.





When 7 bits is selected as the number of character bits, only the lower 7 bits (from bit 0 to bit 6) are valid, so during a transmission the most significant bit (bit 7) is ignored and during reception the most significant bit (bit 7) must be set to 0.

Asynchronous serial interface mode register n (ASIMn) and baud rate generator control register n (BRGCn) are used to set the serial transfer rate.

If a receive error occurs, information about the receive error can be ascertained by reading asynchronous serial interface status register n (ASISn).

#### (b) Parity types and operations

The parity bit is used to detect bit errors in transfer data. Usually, the same type of parity bit is used by the transmitting and receiving sides. When odd parity or even parity is set, errors in the parity bit (the odd-number bit) can be detected. When zero parity or no parity is set, errors are not detected.

#### (i) Even parity

#### • During transmission

The number of bits in transmit data including a parity bit is controlled so that an even number of "1" bits is set. The value of the parity bit is as follows.

If the transmit data contains an odd number of "1" bits: The parity bit value is "1" If the transmit data contains an even number of "1" bits: The parity bit value is "0"

#### • During reception

The number of "1" bits is counted among the receive data including a parity bit, and a parity error is generated when the result is an odd number.

#### (ii) Odd parity

#### • During transmission

The number of bits in transmit data including a parity bit is controlled so that an odd number of "1" bits is set. The value of the parity bit is as follows.

If the transmit data contains an odd number of "1" bits: The parity bit value is "0" If the transmit data contains an even number of "1" bits: The parity bit value is "1"

#### During reception

The number of "1" bits is counted among the receive data including a parity bit, and a parity error is generated when the result is an even number.

#### (iii) Zero parity

During transmission, the parity bit is set to "0" regardless of the transmit data. During reception, the parity bit is not checked. Therefore, no parity errors will be generated regardless of whether the parity bit is a "0" or a "1".

#### (iv) No parity

No parity bit is added to the transmit data.

During reception, receive data is regarded as having no parity bit. Since there is no parity bit, no parity errors will be generated.

#### (c) Transmission

A transmit operation is started when transmit data is written to transmit shift register n (TXSn). A start bit, parity bit, and stop bit(s) are automatically added to the data.

Starting a transmit operation shifts out the data in TXSn, thereby emptying TXSn, after which a transmit completion interrupt (INTSTn) is issued.

The timing of the transmit completion interrupt is shown below.

#### Figure 11-32. Timing of Asynchronous Serial Interface Transmit Completion Interrupt



#### (d) Reception

A receive operation is enabled when bit 6 (RXEn) of asynchronous serial interface mode register n (ASIMn) is set to 1, and input via the RXDn pin is sampled.

The serial clock specified by BRGCn is used when sampling the RXDn pin.

When the RXDn pin goes low, the 8-bit counter begins counting and the start timing signal for data sampling is output when half of the specified baud rate time has elapsed. If sampling the RXDn pin input with this start timing signal yields a low-level result, the start bit is recognized, after which the 8-bit counter is initialized and starts counting and data sampling begins. After the start bit is recognized, the character data, parity bit, and one-bit stop bit are detected, at which point reception of one data frame is completed.

Once reception of one data frame is complete, the receive data in the shift register is transferred to receive buffer register n (RXBn) and a receive completion interrupt (INTSRn) occurs.

Even if an error has occurred, the receive data in which the error occurred is still transferred to RXBn.

When an error occurs, INSTRn is generated if bit 1 (ISRMn) of ASIMn is cleared (0). On the other hand, INTSRn is not generated if the ISRMn bit is set (1).

If the RXEn bit is reset to 0 during a receive operation, the receive operation is stopped immediately. At this time, the contents of RXBn and ASISn do not change, nor does INTSRn or INTSERn occur.

The timing of the asynchronous serial interface receive completion interrupt is shown below.

#### Figure 11-33. Timing of Asynchronous Serial Interface Receive Completion Interrupt

RXDn (ir	put) START D0 D1		D7 Parity STOP
INT	SRn		
Caution	Be sure to read the contents error has occurred. If the c during the next data receive o	s of receive buffer registrontents of RXBn are not peration and the receive of the section and the receive of the section and the receive of the section and t	er n (RXBn) even when a receive read, an overrun error will occur error status will remain.

#### (e) Receive error

There are three types of errors during a receive operation: a parity error, a framing error, and an overrun error. When, as the result of data reception, an error flag is set in asynchronous serial interface status register n (ASISn), the receive error interrupt request (INTSERn) is generated. The receive error interrupt request is generated prior to the receive completion interrupt request (INTSRn).

By reading the contents of ASISn during receive error interrupt servicing (INTSERn), it is possible to detect which error has occurred at reception.

The contents of ASISn are reset (0) by reading receive buffer register n (RXBn) or receiving subsequent data (if there is an error in the subsequent data, the error flag is set).

Receive Error	Cause	ASISn Value
Parity error	Parity specification at transmission and receive data parity do not match.	04H
Framing error	Stop bit is not detected.	02H
Overrun error	Reception of subsequent data was completed before data was read from the receive buffer register.	01H

#### Table 11-9. Receive Error Causes

#### Figure 11-34. Receive Error Timing



#### 11.4.4 Standby function

#### (1) Operation in HALT mode

Serial transfer operations are performed normally.

#### (2) Operation in STOP and IDLE modes

#### (a) When internal clock is selected as serial clock

The operations of asynchronous serial interface mode register n (ASIMn), transmit shift register n (TXSn), and receive buffer register n (RXBn) are stopped and their values immediately before the clock stopped are held.

The TXDn pin output holds the data immediately before the clock is stopped (in STOP mode) during transmission. When the clock is stopped during reception, the receive data until the clock stopped is stored and subsequent receive operations are stopped. Reception resumes upon clock restart.

#### (b) When external clock is selected as serial clock

Serial transfer operations are performed normally.

#### 11.5 3-Wire Variable-Length Serial I/O (CSI4)

CSI4 has the following two operation modes.

#### (1) Operation stopped mode

This mode is used when serial transfers are not performed.

#### (2) 3-wire variable-length serial I/O mode (MSB/LSB first switchable)

This mode transfers variable data of 8 to 16 bits via three lines: a serial clock line (SCK4), a serial output line (SO4), and a serial input line (SI4).

Since data can be transmitted and received simultaneously in 3-wire variable-length serial I/O mode, the processing time of data transfer is shortened.

MSB and LSB can be switched for the first bit of data to be transferred in serial.

3-wire variable-length serial I/O mode is useful when connecting to a peripheral I/O device that includes a clocked serial interface, a display controller, etc.

#### 11.5.1 Configuration

CSI4 includes the following hardware.

Item	Configuration
Register	Variable-length serial IO shift register 4 (SIO4)
Control registers	Variable-length serial control register 4 (CSIM4) Variable-length serial setting register 4 (CSIB4) Baud rate generator source clock selection register 4 (BRGCN4) Baud rate generator output clock selection register 4 (BRGCK4)

#### Table 11-10. Configuration of CSI4



#### Figure 11-35. Block Diagram of 3-Wire Variable-Length Serial I/O

#### (1) Variable-length serial I/O shift register 4 (SIO4)

SIO4 is a 16-bit variable register that performs parallel-serial conversion and transmission/reception (shift operations) in synchronization with the serial clock.

SIO4 is set by a 16-bit memory manipulation instruction.

A serial operation starts when data is written to or read from SIO4, while bit 7 (CSIE4) of variable-length serial control register 4 (CSIM4) is 1.

When transmitting, data written to SIO4 is output via the serial output (SO4).

When receiving, data is read from the serial input (SI4) and written to SIO4.

RESET input clears SIO4 to 0000H.

## Caution Do not access SIO4 except via the transfer start trigger during a transfer operation (read is disabled when MODE4 = 0 and write is disabled when MODE4 = 1).

SIO4	After reset: 0000H	After reset: 0000H R/W Address: FFFF2E0H															
SIO4		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	SIO4																

When the transfer bit length is set to other than 16 bits and data is set to the shift register, data should be aligned from the lowest bit of the shift register, regardless of whether MSB or LSB is set for the first transfer bit. Any data can be set to the unused higher bits, however, in this case the data received after a serial transfer operation becomes 0.



Figure 11-36. When Transfer Bit Length Other Than 16 Bits Is Set

#### 11.5.2 CSI4 control registers

CSI4 is controlled by the following registers.

- Variable-length serial control register 4 (CSIM4)
- Variable-length serial setting register 4 (CSIB4)
- Baud rate generator source clock selection register 4 (BRGCN4)
- Baud rate generator output clock selection register 4 (BRGCK4)

#### (1) Variable-length serial control register 4 (CSIM4)

This register is used to enable or disable the serial clock, operation modes, and specific operations of serial interface channel 4.

CSIM4 can be set by an 8-bit or 1-bit memory manipulation instruction.

RESET input clears CSIM4 to 00H.

After reset:	00H	R/W	Address	: FFFFF2E2I	Н							
	7	6	5	4	3	2		1	0			
CSIM4	CSIE4	0	0	0	0	MODE	4	0	SCL4			
				SIO4 operation enable/disable specification								
	C3IE4	Shift reg	ister operation		Serial counte	er		Por	t			
	0	Operation di	sabled	Cleared	b		Port fun	ction <sup>Note 1</sup>				
	1	Operation er	pperation enabled Count operation enabled Serial function + port function									
				•								
				Transf	er operation n	node flag						
	WODE4	Opera	ation mode	Tr	Transfer start trigger			SO4 oi	itput			
	0	Transmit/rec	eive mode	SIO4 w	vrite		Normal output					
	1	Receive-only	/ mode	SIO4 re	SIO4 read Port function							
	<u></u>											
	SCL4	Clock selection										
	0	External cloc	External clock input (SCK4)									
	1	BRG (Baud	BRG (Baud rate generator)									
	l											

2. When CSIE4 = 1 (SIO4 operation enabled status), the port function is available for the SI4 pin when using the transmit function only and for the SO4 pin when using the dedicated receive function.

#### (2) Variable-length serial setting register 4 (CSIB4)

CSIB4 is used to set the operation format of serial interface channel 4. The bit length of a variable register is set by setting bits 3 to 0 (BSEL3 to BSEL0) of variable-length serial setting register 4. Data is transferred MSB first while bit 4 (DIR) is 1, and is transferred LSB first while DIR is 0. CSIB4 can be set by an 8-bit or 1-bit memory manipulation instruction.

RESET input clears CSIB4 to 00H.

After reset :	00H	R/W	Address	: FFFFF2E4H	4				
	7	6	5	4	3	2	1	0	
CSIB4	0	CMODE	DMODE	DIR	BSEL3	BSEL2	BSEL1	BSEL0	
		_	-		-		-		
	CMODE	DMODE	SCK4 ac	tive level	SI4 interr	upt timing	SO4 outp	out timing	
	0	0	Low level		Rising edge	of SCK4	Falling edge	of SCK4	
	0	1	Low level		Falling edge	of SCK4	Rising edge	of SCK4	
	1	0	High level Falling edge of SCK4 Rising ed			Rising edge	of SCK4		
	1	1	High level		Rising edge	of SCK4	Falling edge	of SCK4	
	DIR			Seri	al transfer dire	ction			
	0	LSB first							
	1	MSB first							
	-	-	-	-	-				
	BSEL3	BSEL2	BSEL1	BSEL0		Bit length of	serial register		
	0	0	0	0	16 bits				
	1	0	0	0	8 bits				
	1	0	0	1	9 bits				
	1	0	1	0	10 bits				
	1	0	1	1	11 bits				
	1	1	0	0	12 bits				
	1	1	0	1	13 bits				
	1	1	1	0	14 bits				
	1	1	1	1	15 bits				
	Other than a	above			Setting probi	bitod			

#### (3) Baud rate generator source clock selection register 4 (BRGCN4)

 $\frac{\mathsf{BRGCN4}}{\mathsf{RESET}}$  input clears  $\mathsf{BRGCN4}$  to 00H.

fter reset :	00H	R/W	Addres	s: FFFFF2E6H	4			
	7	6	5	4	3	2	1	0
BRGCN4	0	0	0	0	0	BRGN2	BRGN1	BRGN0
	-							
	BRGN2	BRGN1	BRGN0		Source	clock (fscк)		m
	0	0	0	fxx				0
	0	0	1	fxx/2				1
	0	1	0	fxx/4				2
	0	1	1	fxx/8				3
	1	0	0	fxx/16				4
	1	0	1	fxx/32				5
	1	1	0	fxx/64				6
	1	1	1	fxx/128				7

### (4) Baud rate generator output clock selection register 4 (BRGCK4)

 $\frac{\mathsf{BRGCK4}}{\mathsf{RESET}}$  input sets  $\frac{\mathsf{BRGCK4}}{\mathsf{RESET}}$  input sets  $\frac{\mathsf{BRGCK4}}{\mathsf{RESET}}$  input sets  $\frac{\mathsf{BRGCK4}}{\mathsf{RESET}}$ 

After reset :	7FH	R/W		Address:	FFFFF2E8	3H				
	7	6		5	4	3		2	1	0
BRGCK4	0	BRG	iK6	BRGK5	BRGK4	BRGK	K3 BF	RGK2	BRGK1	BRGK0
	-									
	BRGK6	BRGK5	BRGK4	BRGK3	BRGK2	BRGK1	BRGK0	Baud	d rate output cloc	k k
	0	0	0	0	0	0	0	Setting	g prohibited	0
	0	0	0	0	0	0	1	fscк/2		1
	0	0	0	0	0	1	0	fscк/4		2
	0	0	0	0	0	1	1	fscк/6		3
	•	•	•	•	•	•	•		•	•
	•	•	•	•	•	•	•		•	•
	•	•	•	•	•	•	•	(a.a	•	•
	1	1	1	1	1	1	U	TSCK/2	52	126
	1	1	1	1	1	1	1	fsck/2	54	127

The baud rate transmit/receive clock that is generated is obtained by dividing the main clock.

#### • Generation of baud rate transmit/receive clock using main clock

The transmit/receive clock is obtained by dividing the main clock. The following equation is used to obtain the baud rate from the main clock.

#### <When $1 \le k \le 127 >$

 $[Baud rate] = \frac{f_{xx}}{2^m \times k \times 2} \quad [Hz]$ 

- fxx: Main clock oscillation frequency
- m: Value set by BRGN2 to BRGN0 ( $0 \le m \le 7$ )
- k: Value set by BRGK6 to BRGK0 ( $1 \le k \le 127$ )
- Caution Do not use the baud rate transmit/receive clock of the variable-length serial I/O (CSI4) with a transfer rate higher than the CPU operation clock. If used with a transfer rate higher than the CPU operation clock, transfer cannot be performed correctly.

#### 11.5.3 Operations

CSI4 has the following two operation modes.

- Operation stopped mode
- 3-wire variable-length serial I/O mode

#### (1) Operation stopped mode

In this mode, serial transfers are not performed, and therefore power consumption can be reduced. When in operation stopped mode, SI4, SO4, and  $\overline{SCK4}$  can be used as normal I/O ports.

#### (a) Register settings

Operation stopped mode is set via the CSIE4 bit of variable-length serial control register 4 (CSIM4). While CSIE4 = 0 (SIO4 operation stopped state), the pins connected to SI4, SO4, or  $\overline{SCK4}$  function as port pins.

00H	R/W	Address	: FFFFF2E2H	ł						
7	6	5	5 4 3			1	0			
CSIE4	0	0	0	0	MODE4	0	SCL4			
			SIO4 operation	04 operation enable/disable specification						
CSIE4	Shift regi	ster operation		Serial counter		Port				
0	Operation dis	sabled	Cleared		Po	ort function				
	00H 7 CSIE4 CSIE4 0	DOH R/W 7 6 CSIE4 0 CSIE4 Shift reginst 10 0 Operation di	DOH     R/W     Address       7     6     5       CSIE4     0     0       CSIE4       Shift register operation       0     Operation disabled	DOH     R/W     Address:     FFFF2E2H       7     6     5     4       CSIE4     0     0     0       SIO4 operation       CSIE4     Shift register operation       0     Operation disabled     Cleared	OOH     R/W     Address:     FFFF2E2H       7     6     5     4     3       CSIE4     0     0     0     0       SIO4 operation enable/disab       CSIE4       SIO4 operation enable/disab       Operation disabled	DOH         R/W         Address:         FFFF2E2H           7         6         5         4         3         2           CSIE4         0         0         0         0         MODE4           SIO4 operation enable/disable specification           SIO4 operation enable/disable specification           SIO4 operation enable/disable specification           0         Operation disabled         Cleared         Product	OOH         R/W         Address:         FFFF2E2H           7         6         5         4         3         2         1           CSIE4         0         0         0         0         MODE4         0           SIO4 operation enable/disable specification           SIO4 operation counter         Port           0         Operation disabled         Cleared         Port function			

#### Figure 11-37. CSIM4 Setting (Operation Stopped Mode)

#### (2) 3-wire variable-length serial I/O mode

3-wire variable-length serial I/O mode is useful when connecting to a peripheral I/O device that includes a clocked serial interface, a display controller, etc.

This mode executes data transfers via three lines: a serial clock line (SCK4), a serial output line (SO4), and a serial input line (SI4).

#### (a) Register settings

3-wire variable-length serial I/O mode is set using variable-length serial control register 4 (CSIM4).

After reset :	00H	R/W	Address	: FFFFF2E2H	ł						
	7	6	5	4	3	2	1	0			
CSIM4	CSIE4	0	0	0	0	MODE4	0	SCL4			
		_									
	CSIE4			SIO4 operation	n enable/disab	le specificatio	n				
	00124	Shift regi	Shift register operation Serial counter Port								
	1	Operation er	nabled	Count o	peration enabl	led Se	erial function +	port function			
	MODE4		Transfer operation mode flag								
	MODE	Opera	Operation mode Transfer start trigger SO4 output								
	0	Transmit-onl transmit/rece	Transmit-only or Write to SIO4 Normal output transmit/receive mode								
	1	Receive-only	Receive-only mode Read from SIO4 Port function								
	SCL4		Serial clock selection								
	0	External cloc	ternal clock input (SCK4)								
	1	BRG (Baud	rate generator)	1							

#### Figure 11-38. CSIM4 Setting (3-Wire Variable-Length Serial I/O Mode)

The bit length of a variable-length register is set by setting bits 3 to 0 (BSEL3 to BSEL0) of CSIB4. Data is transferred MSB first while bit 4 (DIR) is 1, and is transferred LSB first while DIR is 0.

After reset: 00H		R/W	Address	: FFFFF2E4H	1				
	7	6	5	4	3	2	1	0	
CSIB4	0	CMODE	DMODE	DIR	BSEL3	BSEL2	BSEL1	BSEL0	
	CMODE	DMODE	SCK4 ac	tive level	SI4 interrupt timing		SO4 output timing		
	0	0	Low level		Rising edge of SCK4		Falling edge of SCK4		
	0	1	Low level		Falling edge	of SCK4	Rising edge	of SCK4	
	1	0	High level		Falling edge	of SCK4	Rising edge	of SCK4	
	1	1	High level		Rising edge	of SCK4	Falling edge	of SCK4	
	DIR Serial transfer								
	0	LSB first							
	1	MSB first							
		1	[						
	BSEL3	BSEL2	BSEL1	BSEL0		Bit length of	of serial register		
	0	0	0	0	16 bits				
	1	0	0	0	8 bits				
	1	0	0	1	9 bits				
	1	0	1	0	10 bits				
	1	0	1	1	11 bits				
	1	1	0	0	12 bits				
	1	1	0	1	13 bits				
	1	1	1	0	14 bits				
	1	1	1	1	15 bits				
	Other than a	bove			Setting prohi	bited			

Figure 11-39. CSIB4 Setting (3-Wire Variable-Length Serial I/O Mode)

#### (b) Communication operations

In 3-wire variable-length serial I/O mode, data is transmitted and received in 8- to 16-bit units, and is specified by setting bits 3 to 0 (BSEL3 to BSEL0) of variable-length serial setting register 4 (CSIB4). Each bit of data is transmitted or received in synchronization with the serial clock.

After transfer of all bits is complete, SIO4 stops operation automatically and the interrupt request flag (INTCSI4) is set.

Bits 6 and 5 (CMODE and DMODE) of variable-length serial setting register 4 (CSIB4) can change the attribute of the serial clock (SCK4) and the phases of serial data (SI4 and SO4).





When CMODE = 0, the serial clock ( $\overline{SCK4}$ ) stops at a high level while the operation is stopped, and outputs a low level during a data transfer operation. When CMODE = 1, on the other hand,  $\overline{SCK4}$  stops at a low level while the operation is stopped and outputs a high level during a data transfer operation.

The phases of the SO4 output timing and the S14 fetch timing can be shifted half a clock by setting DMODE. However, the interrupt signal (INTCSI4) is generated at the final edge of the serial clock ( $\overline{SCK4}$ ), regardless of the setting of CSIB4.

#### (c) Transfer start

A serial transfer becomes possible when the following two conditions have been satisfied.

- The SIO4 operation control bit (CSIE4) = 1
- After a serial transfer, the internal serial clock is stopped.

Serial transfer starts when the following operation is performed after the above two conditions have been satisfied.

- Transmit/transmit and receive mode (MODE4 = 0) Transfer starts when writing to SIO4.
- Receive-only mode (MODE4 = 1) Transfer starts when reading from SIO4.

#### Caution After data has been written to SIO4, transfer will not start even if the CSIE4 bit is set to 1.

Completion of the final-bit transfer automatically stops the serial transfer operation and sets the interrupt request flag (INTCSI4).



Figure 11-41. Timing of 3-Wire Variable-Length Serial I/O Mode (When CSIB4 = 08H)

#### CHAPTER 12 A/D CONVERTER

#### 12.1 Function

The A/D converter converts analog input signals into digital values, has a resolution of 10 bits, and can handle 12 channels of analog input signals (ANI0 to ANI11).

The V850/SF1 supports low-speed conversion and a low-power consumption mode.

#### (1) Hardware start

Conversion is started by trigger input (ADTRG) (rising edge, falling edge, or both rising and falling edges can be specified).

#### (2) Software start

Conversion is started by setting A/D converter mode register 1 (ADM1).

One analog input channel is selected from ANI0 to ANI11, and A/D conversion is performed. If A/D conversion has been started by means of a hardware start, conversion stops once it has been completed, and an interrupt request (INTAD) is generated. If conversion has been started by means of a software start, conversion is performed repeatedly. Each time conversion has been completed, INTAD is generated.

The block diagram is shown below.



Figure 12-1. Block Diagram of A/D Converter

#### 12.2 Configuration

The A/D converter includes the following hardware units.

Item	Configuration				
Analog input	12 channels (ANI0 to ANI11)				
Registers	Successive approximation register (SAR) A/D conversion result register (ADCR) A/D conversion result register H (ADCRH): Only higher 8 bits can be read				
Control registers	A/D converter mode register 1 (ADM1) A/D converter mode register 2 (ADM2) Analog input channel specification register (ADS)				

Table 12-1.	Configuration of A/D C	Converter
-------------	------------------------	-----------

#### (1) Successive approximation register (SAR)

This register compares the voltage value of the analog input signal with the voltage tap (compare voltage) value from the series resistor string, and holds the result of the comparison starting from the most significant bit (MSB). When the comparison result has been obtained down to the least significant bit (LSB) (i.e., when A/D conversion is complete), the contents of the SAR are transferred to the A/D conversion result register.

#### (2) A/D conversion result register (ADCR), A/D conversion result register H (ADCRH)

Each time A/D conversion has been completed, the result of the conversion is loaded to this register from the successive approximation register. The higher 10 bits of this register hold the result of the A/D conversion (the lower 6 bits are fixed to 0).

This register is read by a 16-bit memory manipulation instruction. RESET input sets ADCR to 0000H.

When using only the higher 8 bits of the result of the A/D conversion, ADCRH is read by an 8-bit memory manipulation instruction. RESET input sets ADCRH to 00H.

# Caution A write operation to A/D converter mode register 1 (ADM1) and the analog input channel specification register (ADS) may cause the ADCR contents to be undefined. Therefore, read the A/D conversion result during an A/D conversion operation (ADCS = 1). Correct conversion results may not be read if the timing is other than the above.

#### (3) Sample & hold circuit

The sample & hold circuit samples each of the analog input signals sequentially sent from the input circuit, and sends the sampled data to the voltage comparator. This circuit also holds the sampled analog input signal voltage during A/D conversion.

#### (4) Voltage comparator

The voltage comparator compares the analog input signal with the output voltage of the series resistor string.

#### (5) Series resistor string

The series resistor string is connected between ADCV<sub>DD</sub> and ADCGND and generates a voltage for comparison with the analog input signal.

#### (6) ANI0 to ANI11 pins

These are analog input pins for the 12 channels of the A/D converter, and are used to input the analog signals to be converted into digital signals. Pins other than ones selected for analog input using the analog input channel specification register (ADS) can be used as input ports.

Caution Make sure that the voltages input to ANI0 through ANI11 do not exceed the rated values. If a voltage higher than or equal to ADCV<sub>DD</sub> or lower than or equal to ADCGND (even within the range of the absolute maximum ratings) is input to a channel, the conversion value of the channel becomes undefined, and the conversion values of the other channels may also be affected.

#### (7) ADCGND pin

This is the ground pin of the A/D converter. Always make the potential at this pin the same as that at the GND0 pin even when the A/D converter is not in use.

#### (8) ADCVDD pin

This is the analog power supply pin of the A/D converter. Always make the potential at this pin the same as that at the V<sub>DD0</sub> pin even when the A/D converter is not in use.

#### **12.3 Control Registers**

The A/D converter is controlled by the following registers.

- A/D converter mode register 1 (ADM1)
- Analog input channel specification register (ADS)
- A/D converter mode register 2 (ADM2)

#### (1) A/D converter mode register 1 (ADM1)

This register specifies the conversion time of the input analog signal to be converted into a digital signal, starting or stopping the conversion, and an external trigger. ADM1 is set by an 8-bit or 1-bit memory manipulation instruction.

RESET input clears ADM1 to 00H.

After reset:	00H	ا م	3/W Address: FFFF3C0H						_	
	7	<u> </u>	6		5	4	3	2	1	0
ADM1	ADCS		TRG		FR2	FR1	FR0	EGA1	EGA	0 ADPS
	ADC	S	A/D conversion control							
	0		Conversion stopped							
	1		Conversion enabled							
	·									
	TRG					Software st	art or hardware sta	rt selection		
	0		Softwar	e start						
	1		Hardware start							
							Selection of co	nversion tim	ne	
	ADPS	FR2	FR1	FR0	Conversion time <sup>Note 1</sup>		Sampling time	fxx		κx
					+ stabiliza	tion time <sup>Note 2</sup>		16 N	/Hz	8 MHz
	0	0	0	0	168/fxx		28/fxx	Setting pro	ohibited	Setting prohibit
	0	0	0	1	120/fxx		20/fxx	7.5 <i>μ</i> s		Setting prohibit
	0	0	1	0	84/fxx		14/fxx	5.25 <i>μ</i> s		Setting prohibit
	0	0	1	1	60/fxx		10/fxx	Setting pro	phibited	7.5 <i>μ</i> s
	0	1	0	0	48/fxx		8/fxx	Setting pro	phibited	6.0 <i>μ</i> s
	0	1	0	1	36/fxx		6/fxx	Setting pro	ohibited	Setting prohibit
	0	1	1	0	Setting pr	ohibited	Setting prohibited	Setting pro	ohibited	Setting prohibit
	0	1	1	1	12/fxx		2/fxx	Setting pro	ohibited	Setting prohibit
	1	0	0	0	168/fxx +	84/fxx	28/fxx	Setting pro	ohibited	Setting prohibit
	1	0	0	1	120/fxx +	60/fxx	20/fxx	7.5 + 3.75	μs	Setting prohibit
	1	0	1	0	84/fxx + 4	42/fxx	14/fxx	5.25 + 2.6	625 <i>µ</i> s	Setting prohibit
	1	0	1	1	60/fxx + 3	30/fxx	10/fxx	Setting pro	phibited	7.5 + 3.75 μs
	1	1	0	0	48/fxx + 2	24/fxx	8/fxx	Setting pro	phibited	$6.0 + 3.0 \ \mu s$
	1	1	0	1	36/fxx + 1	18/fxx	6/fxx	Setting pro	ohibited	Setting prohibit
	1	1	1	0	Setting pr	ohibited	Setting prohibited	Setting pro	ohibited	Setting prohibit
	1	1	1	1	12/fxx + 6	6/fxx	2/fxx	Setting pro	ohibited	Setting prohibit
Notes	<ol> <li>Con Be s</li> <li>The Mor</li> <li>State Eacl</li> </ol>	versio sure to samp reover bilizatio h A/D	n time (a set the ling time , it takes on time ( convers	actual / time to e is incl s the IN (setup ion req	A/D convert o 5 $\mu$ s $\leq$ Co uded. ITAD occu time of A/E juires "con"	rsion time). onversion tir rrence dela O converter) version time	ne ≤ 10 $\mu$ s. y time (= 4/fxx) ur e + stabilization ti	ntil INTAD me". Ther	occurrer e is no s	nce. tabilization tin

(2/2)

EGA1	EGA0	Valid edge specification for external trigger signal
0	0	No edge detection
0	1	Detection at falling edge
1	0	Detection at rising edge
1	1	Detection at both rising and falling edges

ADPS	Comparator control while A/D conversion is stopped (ADCS = 0)
0	Comparator on
1	Comparator off

- Cautions 1. The time from conversion trigger input to sampling start differs depending on the ADPS bit value. The conversion time is the same. If the ADPS bit is cleared (0) immediately before conversion, it is necessary to wait for the comparator stabilization time before setting the start trigger.
  - 2. The A/D converter cannot be used when the operation frequency is 3.6 MHz or lower.
  - 3. Cut the current consumption by setting the ADPS bit to 1 when the ADCS bit is set to 0.

#### (2) Analog input channel specification register (ADS)

ADS specifies the port for inputting the analog voltage to be converted into a digital signal. ADS is set by an 8-bit or 1-bit memory manipulation instruction. RESET input clears ADS to 00H.

After reset:	00H	R/W	Address: FF	FFF3C2H					
	7	6	5	4	3	2	1	0	
ADS	0	0	0	0	ADS3	ADS2	ADS1	ADS0	
					-				
	ADS3	ADS2	ADS1	ADS0	Analog input channel specification				
	0	0	0	0	ANI0				
	0	0	0	1	ANI1				
	0	0	1	0	ANI2				
	0	0	1	1	ANI3				
	0	1	0	0	ANI4				
	0	1	0	1	ANI5				
	0	1	1	0	ANI6				
	0	1	1	1	ANI7				
	1	0	0	0	ANI8				
	1	0	0	1	ANI9				
	1	0	1	0	ANI10				
	1	0	1	1	ANI11				
	Other than above				Setting prohibited				

#### (3) A/D converter mode register 2 (ADM2)

ADM2 specifies connection/disconnection of ADCV<sub>DD</sub> and the series resistor string. ADM2 is set by an 8-bit or 1-bit memory manipulation instruction.

RESET input clears ADM2 to 00H.



#### 12.4 Operation

#### 12.4.1 Basic operation

- <1> Select one channel whose analog signal is to be converted into a digital signal by using the analog input channel specification register (ADS).
- <2> The sample & hold circuit samples the voltage input to the selected analog input channel.
- <3> After sampling for a specific time, the sample & hold circuit enters the hold status, and holds the input analog voltage until it has been converted into a digital signal.
- <4> Set bit 9 of the successive approximation register (SAR). The tap selector sets the voltage tap of the series resistor string to (1/2) ADCV<sub>DD</sub>.
- <5> The voltage difference between the voltage tap of the series resistor string and the analog input voltage is compared by the voltage comparator. If the analog input voltage is greater than (1/2) ADCV<sub>DD</sub>, the MSB of the SAR remains set. If the analog input voltage is less than (1/2) ADCV<sub>DD</sub>, the MSB is reset.
- <6> Next, bit 8 of the SAR is automatically set, and the analog input voltage is compared again. Depending on the value of bit 9 to which the result of the preceding comparison has been set, the voltage tap of the series resistor string is selected as follows:
  - Bit 9 = 1: (3/4) ADCVDD
  - Bit 9 = 0: (1/4) ADCVDD

The analog input voltage is compared with one of these voltage taps, and bit 8 of the SAR is manipulated as follows depending on the result of the comparison.

- Analog input voltage ≥ voltage tap: Bit 8 = 1
- Analog input voltage ≤ voltage tap: Bit 8 = 0
- <7> The above steps are repeated until bit 0 of the SAR has been manipulated.
- <8> When comparison of all 10 bits of the SAR has been completed, the valid digital value remains in the SAR, and the value of the SAR is transferred and latched to the A/D conversion result register (ADCR). At the same time, an A/D conversion end interrupt request (INTAD) can be generated.

Caution The first conversion value immediately after setting ADCS =  $0 \rightarrow 1$  may not satisfy the ratings.

Figure 12-2. Basic Operation of A/D Converter



A/D conversion is successively executed until bit 7 (ADCS) of A/D converter mode register 1 (ADM1) is reset to 0 by software.

If ADM1 and the analog input channel specification register (ADS) are written during A/D conversion, the conversion is initialized. If ADCS is set to 1 at this time, conversion is started from the beginning.

RESET input clears the A/D conversion result register (ADCR) to 0000H.



Figure 12-3. A/D Conversion by Software Start/Hardware Start (When ADPS Bit = 0)



Figure 12-4. A/D Conversion by Software Start/Hardware Start (When ADPS Bit = 1)

#### 12.4.2 Input voltage and conversion result

The analog voltages input to the analog input pins (ANI0 to ANI11) and the result of the A/D conversion (contents of the A/D conversion result register (ADCR)) are related as follows:

$$ADCR = INT(\frac{V_{IN}}{ADCV_{DD}} \times 1024 + 0.5)$$

Or,

$$(ADCR - 0.5) \times \frac{ADCV_{DD}}{1024} \leq V_{IN} < (ADCR + 0.5) \times \frac{ADCV_{DD}}{1024}$$

INT (): Function that returns integer of value enclosed in parentheses

VIN: Analog input voltage

ADCVDD: A/D converter reference voltage

ADCR: Value of the A/D conversion result register (ADCR)

The relationship between the analog input voltage and A/D conversion result is shown below.



Figure 12-5. Relationship Between Analog Input Voltage and A/D Conversion Result

#### 12.4.3 A/D converter operation mode

In this mode one of the analog input channels ANI0 to ANI11 is selected by the analog input channel specification register (ADS) and A/D conversion is executed.

A/D conversion can be started in the following two ways.

- Hardware start: Started by trigger input (ADTRG) (rising edge, falling edge, or both rising and falling edges can be specified)
- Software start: Started by setting A/D converter mode register 1 (ADM1)

The result of the A/D conversion is stored in the A/D conversion result register (ADCR) and an interrupt request signal (INTAD) is generated at the same time.

#### (1) A/D conversion by hardware start

A/D conversion is on standby if bit 6 (TRG) and bit 7 (ADCS) of A/D converter mode register 1 (ADM1) are set to 1. When an external trigger signal is input, the A/D converter starts converting the voltage applied to the analog input pin specified by the analog input channel specification register (ADS) into a digital signal.

When the A/D conversion has been completed, the result of the conversion is stored in the A/D conversion result register (ADCR), and an interrupt request signal (INTAD) is generated. Once the A/D conversion has been started and completed, conversion is not started again unless a new external trigger signal is input.

If data with ADCS set to 1 is written to ADM during A/D conversion, the conversion under execution is stopped, and the A/D converter stands by until a new external trigger signal is input. If the external trigger signal is input, A/D conversion is executed again from the beginning.

If data with ADCS set to 0 is written to ADM1 during A/D conversion, the conversion is immediately stopped.



Figure 12-6. A/D Conversion by Hardware Start (with Falling Edge Specified)
## (2) A/D conversion by software start

If bit 6 (TRG) of A/D converter mode register 1 (ADM1) is set to 0 and bit 7 (ADCS) is set to 1, the A/D converter starts converting the voltage applied to the analog input pin specified by the analog input channel specification register (ADS) into a digital signal.

When the A/D conversion has been completed, the result of the conversion is stored in the A/D conversion result register (ADCR), and an interrupt request signal (INTAD) is generated. Once A/D conversion has been started and completed, the next conversion is started immediately. A/D conversion is repeated until new data is written to ADS.

If ADS is rewritten during A/D conversion, the conversion under execution is stopped, and conversion of the newly selected analog input channel is started.

If data with ADCS set to 0 is written to ADM1 during A/D conversion, the conversion is immediately stopped.



Figure 12-7. A/D Conversion by Software Start

## 12.5 Low Power Consumption Mode

The V850/SF1 features a function that can cut or connect the current between ADCV<sub>DD</sub> and the series resistor string. Switching can be performed by setting A/D converter mode register 2 (ADM2).

When not using the A/D converter, cut off the tap selector (a function to reduce current) from the voltage supply block (ADCV<sub>DD</sub>) while A/D conversion is stopped (ADCS = 0) to cut the current consumption.

- Set the ADPS bit of A/D converter mode register 1 (ADM1) to 1.
- Set the IEAD bit of A/D converter mode register 2 (ADM2) to 0.

When the ADPS bit is reset to 0 (comparator on), stabilization time (5  $\mu$ s max.) is required before starting A/D conversion. Therefore, secure a wait of at least 5  $\mu$ s by software.

## 12.6 Cautions

#### (1) Current consumption in standby mode

The A/D converter stops operation in the IDLE/STOP mode (it can be operated in the HALT mode). At this time, the current consumption of the A/D converter can be reduced by stopping the conversion (by resetting bit 7 (ADCS) of A/D converter mode register 1 (ADM1) to 0).

#### (2) Input range of ANI0 to ANI11

Keep the input voltage of the ANI0 through ANI11 pins to within the rated range. If a voltage greater than ADCV<sub>DD</sub> or lower than ADCGND (even within the range of the absolute maximum ratings) is input to a channel, the converted value of the channel becomes undefined. Moreover, the values of the other channels may also be affected.

#### (3) Conflict

# <1> Conflict between writing A/D conversion result register (ADCR) and reading ADCR at end of conversion

Reading ADCR takes precedence. After ADCR has been read, a new conversion result is written to ADCR.

# <2> Conflict between writing ADCR and external trigger signal input at end of conversion The external trigger signal is not input during A/D conversion. Therefore, the external trigger signal is not accepted while writing ADCR.

<3> Conflict between writing of ADCR and writing A/D converter mode register 1 (ADM1) or analog input channel specification register (ADS)

When ADM1 or ADS is written immediately after ADCR is written following the end of A/D conversion, an undefined value is stored in the ADCR register, so the conversion result is not guaranteed.

## (4) Countermeasures against noise

To keep the resolution of 10 bits, prevent noise from being superimposed on the ANI0 to ANI11 pins. The higher the output impedance of the analog input source, the heavier the influence of noise. To lower noise, connecting an external capacitor follows is recommended.





#### (5) ANI0 to ANI11

The analog input (ANI0 to ANI11) pins are also used as port pins.

When executing A/D conversion with any of ANI0 to ANI11 selected, do not execute an instruction that inputs data to a port during conversion; otherwise, the resolution may drop.

If a digital pulse is applied to pins adjacent to the pin whose input signal is converted into a digital signal, the expected A/D conversion result may not be obtained because of the influence of coupling noise. Therefore, do not apply a pulse to adjacent pins.

## (6) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the contents of the analog input channel specification register (ADS) are changed.

If the analog input pin is changed during conversion, therefore, the result of the A/D conversion of the preceding analog input signal and the conversion end interrupt request flag may be set immediately before ADS is rewritten. If ADIF is read immediately after ADS has been rewritten, it may be set despite the fact that conversion of the newly selected analog input signal has not been completed yet.

When stopping A/D conversion and then resuming, clear ADIF before resuming conversion.





## (7) ADCVDD pin

The ADCV<sub>DD</sub> pin is the power supply pin of the analog circuit, and also supplies power to the input circuit of ANI0 to ANI11. Even in an application where a back-up power supply is used, therefore, be sure to apply the same voltage as the V<sub>DD0</sub> pin to the ADCV<sub>DD</sub> pin as shown below.

Figure 12-10. Handling of ADCVDD Pin



#### (8) Reading A/D converter result register (ADCR)

Writing to A/D converter mode register 1 (ADM1) and analog input channel specification register (ADS) may cause the ADCR contents to be undefined. Therefore, read the A/D conversion result during an A/D conversion operation (ADCS = 1). Incorrect conversion results may be read out at timings other than the above.

#### ★ 12.7 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

#### (1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range). %FSR indicates the ratio of analog input voltage that can be converted as a percentage, and is always represented by the following formula regardless of the resolution.

- 1%FSR = (Max. value of analog input voltage that can be converted Min. value of analog input voltage that can be converted)/100
  - $= (AV_{REF} 0)/100$
  - = AV<sub>REF</sub>/100

1LSB is as follows when the resolution is 10 bits.

 $1LSB = 1/2^{10} = 1/1024$ = 0.098%FSR

Accuracy has no relation to resolution, but is determined by overall error.

## (2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value. Zero-scale error, full-scale error, linearity error and errors that are combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.

Figure 12-11. Overall Error





When analog values are converted to digital values, a  $\pm 1/2$ LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of  $\pm 1/2$ LSB is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.



Figure 12-12. Quantization Error

## (4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2LSB) when the digital output changes from 0.....000 to 0.....001.



Figure 12-13. Zero-Scale Error

#### (5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (3/2LSB) when the digital output changes from 1.....110 to 1.....111.



Figure 12-14. Full-Scale Error

## (6) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.



Figure 12-15. Differential Linearity Error

## (7) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.





#### (8) Conversion time

This expresses the time from when the analog input voltage was applied to the time when the digital output was obtained.

The sampling time is included in the conversion time in the characteristics table.

# (9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.

# Figure 12-17. Sampling Time



# **CHAPTER 13 DMA FUNCTIONS**

# **13.1 Functions**

The DMA (Direct Memory Access) controller transfers data between memory and peripheral I/Os based on DMA requests sent from on-chip peripheral hardware (such as a serial interface, timer, or A/D converter).

This product includes six independent DMA channels that can transfer data in 8-bit and 16-bit units. The maximum number of transfers is 256 (when transferring data in 8-bit units).

After a DMA transfer has occurred a specified number of times, DMA transfer completion interrupt (INTDMA0 to INTDMA5) requests are output individually from the various channels.

The priority levels of the DMA channels are fixed as follows for simultaneous generation of multiple DMA transfer requests.

DMA0 > DMA1 > DMA2 > DMA3 > DMA4 > DMA5

#### **13.2 Transfer Completion Interrupt Request**

After a DMA transfer has occurred a specified number of times and the TCn bit in corresponding DMA channel control registers 0 to 5 (DCHC0 to DCHC5) has been set to 1, a DMA transfer completion interrupt request (INTDMA0 to INTDMA5) to the interrupt controller occurs in each channel.

# **13.3 Configuration**



Figure 13-1. DMA Block Diagram

## (1) DMA transfer request control block

The DMA transfer request control block generates a DMA transfer request signal for the CPU when the DMA transfer start factor (INT signal) specified by DMA channel control register n (DCHCn) and the DMA trigger expansion register (DMAS) is input.

When the DMA transfer request signal is acknowledged, the CPU generates a DMA transfer acknowledge signal for the channel control block and interface control block after the current CPU processing has finished.

## (2) Channel control block

The channel control block distinguishes the DMA transfer channel (DMA0 to DMA5) to be transferred and controls the internal ROM, peripheral I/O addresses, and access cycles (internal RAM: 1 clock, peripheral I/O register: 3 clocks) set by the peripheral I/O registers of the channel to be transferred, the transfer direction, and the transfer count. In addition, it also controls the priority order when two or more DMAn transfer triggers (INT signals) are generated simultaneously.

# **13.4 Control Registers**

**Remark** n = 0 to 5 in section 13.4.

## (1) DMA peripheral I/O address registers 0 to 5 (DIOA0 to DIOA5)

These registers are used to set the peripheral I/O register address for DMA channel n. These registers can be read/written in 16-bit units.

After reset:	Undefir	ned	R/W		Addre	ess:	DIOA0	FFFFF180H	DIOA3	FFFFF1B0H			
							DIOA1	FFFFF190H	DIOA4	FFFFF1C0H			
							DIOA2	FFFFF1A0H	DIOA5	FFFFF1D0H			
	15	14	13	12	11	10	9				1		0
DIOAn	0	0	0	0	0	0			IOAn9 to	IOAn1		Τ	0
Cautio	DIOAn    0    0    0    0    0    IOAn9 to IOAn1    0      Caution    The following peripheral I/O registers must not be set.    DioAn9 to IOAn1    0    0    0    0      P4    P5    P6    P9    P11    PM6    PM9    PM11    MM    DWC    BCC    PSC    PCC    SYS    PBCMD												

DIOAn, DRAn, DBCn, DCHCn, CORCN, CORRQ, CORADn, interrupt control register (xxICn), ISPR, POCS, VM45C, FCAN register (see CHAPTER 18)

## (2) DMA internal RAM address registers 0 to 5 (DRA0 to DRA5)

These registers set DMA channel n internal RAM addresses.

Since each product has a different internal RAM capacity, the internal RAM areas that are usable for DMA differ depending on the product. The internal RAM areas that can be set in the DRAn register for each product are shown below.

Table 13-1.	. Internal RAM Area Usable f	or DMA
-------------	------------------------------	--------

Product	Internal RAM Capacity	RAM Size Usable in DMA	RAM Area Usable in DMA
μΡD703075AY, 703076AY	12 KB	12 KB	xxFFC000H to xxFFEFFFH
μΡD703078AY, 703078Y, 703079AY, 703079Y, 70F3079AY, 70F3079AY, 70F3079Y	16 KB	16 KB	xxFFB000H to xxFFEFFFH

An address is incremented after each transfer is completed, when the DADn bit of the DCHCn register is 0. The incrementation value is "1" for 8-bit transfer and "2" for 16-bit transfer. These registers can be read/written in 16-bit units.

After reset:	Undefir	ned	R/W	Address:	DRA0	FFFFF182H	DRA3	FFFFF1B2H	
					DRA1	FFFFF192H	DRA4	FFFFF1C2H	
					DRA2	FFFFF1A2H	DRA5	FFFFF1D2H	
	15	14	13						0
DRAn	0	0				RAn13 to I	RAn0		

The following shows the correspondence between the DRAn setting value and the internal RAM area.

# (a) μPD703075AY, 703076AY

Set the DRAn register to a value in the range of 0000H to 2FFFH. Setting the values in the range of 3000H to 3FFFH is prohibited.

Figure 13-2. Correspondence Between DRAn Setting Value and Internal RAM (16 KB)

		(DRAn setting value)
xxFFFFFH xxFFF000H	On-chip peripheral I/O area	
xxFFEFFFH		(2FFFH)
	Internal RAM area	12 KB (usable for DMA)
xxFFC000H xxFFBEFEH		• (0000H)
	Access-prohibited area	
xxFF8000H		
	Expansion ROM area	
Caution Do not set odd addre	sses for 16-bit transfe	er (DCHCn register DSn =1).
Remark The DRAn register sett	ting values are in the pa	arentheses.

# (b) μPD703078AY, 703078Y, 703079AY, 703079Y, 70F3079AY, 70F3079Y

Set the DRAn register to a value in the range of 0000H to 2FFFH or 3000H to 3FFFH.





#### (3) DMA byte count registers 0 to 5 (DBC0 to DBC5)

These are 8-bit registers that are used to set the number of transfers for DMA channel n.

The remaining number of transfers is retained during DMA transfer.

A value of 1 is decremented once per transfer if the transfer is a byte (8-bit) transfer, and a value of 2 is decremented once per transfer if the transfer is a 16-bit transfer. Transfer ends when a borrow operation occurs. Accordingly, "number of transfers – 1" should be set for byte (8-bit) transfers and "(number of transfers – 1)  $\times$  2" should be set for 16-bit transfers.

These registers can be read/written in 8-bit units.

After reset:	Undefined	R/W	Address:	DBC0	FFF	FF184H	DBC3	FFFFF	1B4H	
				DBC1	FFF	FF194H	DBC4	FFFFF	1C4H	
				DBC2	FFF	FF1A4H	DBC5	FFFFF	1D4H	
	7	6	5	4		3		2	1	0
DBCn	BCn7	BCn6	BCn5	BCn	4	BCn3		3Cn2	BCn1	BCn0
Cautio	on Values	set to bit 0 ar	e ignored	durina 16	-bit t	ransfer				
Cauto	values		eignoreu	uuning 10		ansiei.				

## (4) DMA trigger expansion register (DMAS)

This is an 8-bit register for expanding the triggers that start DMA.

The DMA trigger is decided according to the combination of TTYPn1 and TTYPn0 of the DCHCn register.

For setting bits DMAS2 to DMAS0, refer to (6) Trigger settings.

This register can be read/written in 8-bit or 1-bit units.

After reset:	00H R/W		Address:	FFFF538EH				
	7	6	5	4	3	2	1	0
DMAS	0	0	0	0	0	DMAS2	DMAS1	DMAS0

# (5) DMA channel control registers 0 to 5 (DCHC0 to DCHC5)

These registers are used to control the DMA transfer operation mode for DMA channel n.

Refer to (6) Trigger settings for the TTYPn1 and TTYPn0 bit settings.

These registers can be read/written in 8-bit or 1-bit units.

After reset:	00H	R/W	Address: I	DCHC0 FFF	FF186H DC	CHC3 FFFFF	1B6H	
					FF196H DC		1C6H	
	7	6	5	4	3	2	1	0
DCHCn	TCn	0	DDADn	TTYPn1	TTYPn0	TDIRn	DSn	ENn
	TCn			DMA transfer	completed/not	completed <sup>Note 1</sup>		
	0	Not complet	ed					
	1	Completed						
	r	T						
	DDADn			Internal RAM a	ddress count d	lirection contro	1	
	0	Incremented	1					
	1	Address is fi	ixed					
	TDID		Turneling					
	IDIRN	Erem interne	I ranster dire	ction control be	tween peripher	al I/Os and Int	ernal RAM	
	0	From Interna	aral I/Oc to int					
		r tom penpin						
	DSn		С	ontrol of transfe	er data size for	DMA transfer <sup>∾</sup>	ote 2	
	0	8-bit transfe	r					
	1	16-bit transf	er					
		1						
	ENn		C	ontrol of DMA ti	ansfer enable/	disable status <sup>⊾</sup>	lote 3	
	0	Disabled						
	1	Enabled (res	set to 0 after D	MA transfer is	complete)			
Notes	1. TCn (r when a	ı = 0 to 5) is s a write instruct	et to 1 when	a specified n	umber of trar	nsfers are co	mplete, and i	s cleared to (
	2. Make enable	sure that the d data size, re	transfer form ead/write, etc	nat conforms c.) for the DM/	to the periphe A peripheral I	eral I/O regis /O address re	ster specificat egister (DIOA	ions (access .n).
	3. After th	ne specified n	umber of trar	nsfers is comp	olete, this bit i	s cleared to	0.	

## (6) Trigger settings

The DMA trigger is set using bits 2 to 0 (DMAS2 to DMAS0) of the DMA trigger expansion register (DMAS) in combination with bits 4 and 3 (TTYPn1, TTYPn0) of DMA channel control registers 0 to 5 (DCHC0 to DCHC5). Table 13-1 shows the DMA trigger settings.

- Cautions 1. If the interrupt that is the DMA trigger is not masked, interrupt servicing is performed each time DMA starts.
  - To prevent interrupt servicing from being performed, mask the interrupt.
  - 2. If an interrupt source is generated asynchronously to the internal system clock, do not set the interrupt source as a multiple DMA trigger (for example, when the serial interface is operated on external clock input).

If set, the priority order of DMA may be reversed.

Channel n	DMAS2	DMAS1	DMAS0	TTYPn1	TTYPn0	DMA Transfer Trigger Settings
0	х	х	х	0	0	INTCSI0/INTIIC0
				0	1	INTCSI1/INTSR0
				1	0	INTAD
				1	1	INTTMOO
1	х	х	0	0	0	INTCSI0/INTIIC0
			1	0	0	INTCSI1/INTSR0
			х	0	1	INTST0
				1	0	INTP0
				1	1	INTTM10
2	х	0	х	0	0	INTCSI4
		1		0	0	INTCSI3/INTSR1
		х		0	1	INTP6
				1	0	Setting prohibited
				1	1	INTAD
3	0	x	x	0	0	INTTM3
	1			0	0	INTCSI3/INTSR1
	х			0	1	INTTM5
				1	0	Setting prohibited
				1	1	INTTM4
4	х	х	x	0	0	INTST1
				0	1	INTCSI4
				1	0	INTAD
				1	1	INTTM2
5	x	х	x	0	0	INTCSI3/INTSR1
				0	1	INTCSI4
				1	0	INTTM70
				1	1	INTTM6

#### Table 13-2. Trigger Settings

Remarks 1. DMAS2 to DMAS0: Bits 2 to 0 of the DMA trigger expansion register (DMAS)

- 2. TTYPn1, TTYPn0: Bits 4 and 3 of DMA channel control register n (DCHCn)
- 3. x: don't care

## 13.5 Operation

When a DMA transfer request is generated during CPU processing, DMA transfer is started after the current CPU processing has finished. Regardless of the transfer direction, 4 CPU clocks (fcPu) are required for one DMA transfer. The 4 CPU clocks are divided as follows.

- Internal RAM access: 1 clock
- Peripheral I/O access: 3 clocks

After one DMA transfer (8/16 bits) ends, control always shifts to the CPU processing. A DMA transfer operation timing chart is shown below.



Figure 13-4. DMA Transfer Operation Timing

If two or more DMA transfer requests are generated simultaneously, the DMA transfer requests are executed in the following priority order: DMA0 > DMA1 > DMA2 > DMA3 > DMA4 > DMA5. While a higher priority DMA transfer request is being executed, the lower priority DMA transfer requests are held pending. After the higher priority DMA transfer ends, control always shifts to the CPU processing once, and then the lower priority DMA transfer is executed.

The processing when the transfer requests DMA0 to DMA5 are generated simultaneously is shown below.

#### Figure 13-5. Processing When Transfer Requests DMA0 to DMA5 Are Generated Simultaneously

		))		))		))		))		))		
CPU.	DAMO	CPU.	DAM1	CPU	DAM2	CPU	DAM3	CPU	DAM4	CPU	DAM5	CPU.
processing	processing	processing	processing	processing	processing	processing	processing	processin	processing	processing	processing	processing
$\triangle$												
Transfer re	equests DI	MA0 to DN	IA5									
are genera	ated simuli	aneously										

DMA operation stops only in the IDLE/STOP mode. In the HALT mode, DMA operation continues. DMA also operates during the bus hold period and after access to the external memory.

#### 13.6 Cautions

When using the DMA function, if all the following conditions are met during the EI state (interrupt enabled state), two interrupts occur when only one interrupt would occur normally.

#### [Occurrence conditions]

- A bit manipulation instruction (SET1, CLR1, NOT1, TST1) was executed to the interrupt request flag (xxIFn) of the interrupt control register (xxICn).
- (ii) An interrupt was processed by hardware at the same register as the register used in (i).

**Remark** xx: Identification name of peripheral unit (see **Table 7-2**)

n: Peripheral unit number (see Table 7-2)

For example, when using the DMA function, if an unmasked INTCSI0 interrupt occurs during bit manipulation of the interrupt request flag (CSIF0) of the CSIC0 register by the CLR1 instruction, INTCSI0 interrupt servicing occurs twice.

Under such conditions, because the interrupt request flag (xxIF) is not cleared (0) by hardware when the interrupt servicing is acknowledged, the interrupt servicing is executed again after RETI instruction execution (interrupt servicing restoration).

Therefore, use the DMA function under either of the following conditions.

### [Usage conditions]

- (i) When bit manipulation is executed for the interrupt control register (xxICn), the DI instruction must be executed before manipulation and the EI instruction must be executed after manipulation.
- (ii) The interrupt request flag (xxIFn) must be cleared (0) at the start of the interrupt routine.

#### Caution When the DMA function is not used, execution of (i) or (ii) is not necessary.

Remark xx: Identification name of peripheral unit (see Table 7-2)

n: Peripheral unit number (see Table 7-2)









## **CHAPTER 14 RESET FUNCTION**

## 14.1 General

There are two methods used to generate a reset signal.

- (1) External reset by RESET signal input
- (2) Internal reset by power-on-clear (POC)

#### (1) External reset by RESET signal input

When low-level input occurs at the RESET pin, a system reset is performed and the various on-chip hardware devices are reset to their initial settings. In addition, oscillation of the main clock is stopped during the reset period, although oscillation of the subclock continues.

When the input at the RESET pin changes from low level to high level, the reset status is released and the CPU resumes program execution after the oscillation stabilization time has elapsed ( $\mu$ PD703075AY, 703076AY, 703078AY, 703079AY, 70F3079AY; 2<sup>18</sup>/fxx,  $\mu$ PD703078Y, 703079Y, 70F3079Y; 2<sup>21</sup>/fxx). The contents of the various registers should be initialized within the program as necessary.

An on-chip noise eliminator uses analog delay to prevent noise-related malfunction at the RESET pin.

## (2) Internal reset by power-on-clear (POC)

When either of the following conditions is satisfied, a system reset is performed by power-on-clear.

- When the supply voltage is less than 3.3 V<sup>Note</sup> at power application
- When the supply voltage is less than 2.1  $V^{Note}$  in STOP mode
- When the supply voltage becomes less than 3.3 V<sup>Note</sup> (other than when STOP mode is selected)

When any one of the conditions above is satisfied, a system reset is performed and the various on-chip hardware devices are initialized. In addition, the main clock stops oscillation during the reset period, although the subclock continues oscillation.

The power-on-clear reset is released after the power supply voltage reaches a certain voltage and the system starts program execution after the oscillation stabilization time has elapsed ( $\mu$ PD703075AY, 703076AY, 703078AY, 703079AY, 70F3079AY; 2<sup>18</sup>/fxx,  $\mu$ PD703078Y, 703079Y; 2<sup>21</sup>/fxx).

Note The voltage values are maximum values; a system reset is actually performed at a lower voltage.

## 14.2 Pin Operations

During the system reset period, almost all pins are set to high impedance (except for RESET, X2, CPUREG, VDD0, ADCVDD, ADCGND, PORTVDD, PORTGND, GND0, GND1, GND2, and VPP/IC).

Accordingly, if connected to an external memory device, be sure to attach a pull-up (or pull-down) resistor at each pin. If such a resistor is not attached, high impedance will be set for these pins, which could damage the data in memory devices. Likewise, make sure the pins are handled so as to prevent such effects at the signal outputs of on-chip peripheral I/O functions and output ports.



Figure 14-1. Timing of Reset by RESET Input





## 14.3 Power-on-Clear Operation

The V850/SF1 includes a power-on-clear circuit (POC), through which low-voltage detection and  $V_{DD0}$  pin voltage detection (4.2 ±0.3 V) can be performed using the POC status register (POCS).

## (1) POC status register (POCS)

When a power-on-clear is generated, bit 0 of the POCS register is set to 1.

In addition, if the voltage level at the V<sub>DD0</sub> pin is less than 4.2  $\pm$ 0.3 V, bit 1 of the POCS register is set to 1, thus enabling detection of a voltage level of less than 4.2  $\pm$  0.3 V at the V<sub>DD0</sub> pin.

In the case of a reset generated by the RESET pin, however, the POCM and VM45 bits retain their previous statuses. A low voltage state can be detected by reading the POCS register following reset cancellation.

The POCS register is read-only, using an 8-bit memory manipulation instruction. This register is reset when read.

	7	6	5	4	3	2	1	0		
POCS	0	0	0	0	0	0	VM45	POCM		
		I								
	POCM		Dete	ction of pow	er-on-clear	generation	status			
	0	Power-on-	clear not ge	nerated						
	1 Power-on-clear reset generated									
	VM45			Detection	of V <sub>DD0</sub> pin v	oltage level				
	0	V <sub>DD0</sub> pin vo	ltage of less	s than 4.5 V	not detected	t				
	1 Vote pin voltage of less than 4.5 V detected									

## (2) VM45 control register (VM45C)

The detection status (detected/undetected) according to the POCS register's VM45 bit can be output (monitored) at the VM45/P34 pin via control by the VM45C register.





15.2 Operation

The regulator of the V850/SF1 operates in every mode (STOP, IDLE, HALT). For stabilization of regulator outputs, connect an electrolytic capacitor of about 1.0  $\mu$ F to the CPUREG pin.



## 15.1 Outline

The V850/SF1 incorporates a regulator to realize a 5 V single power supply, low power consumption, and to reduce noise.

This regulator supplies a voltage obtained by stepping down the VDD power supply voltage to oscillation blocks and on-chip logic circuits (excluding the A/D converter and output buffers). The regulator output voltage is set to 3.0 V.

Refer to 2.4 Pin I/O Circuit Types, I/O Buffer Power Supply and Connection of Unused Pins for the power supply corresponding to each pin.

## **CHAPTER 16 ROM CORRECTION FUNCTION**

**Remark** n = 0 to 3 in CHAPTER 16.

#### 16.1 General

The ROM correction function provided in the V850/SF1 is a function that replaces part of a program in the mask ROM with a program in the internal RAM.

First, the instruction of the address where the program replacement should start is replaced with the JMP r0 instruction and the program is instructed to jump to 00000000H. The correction request register (CORRQ) is then checked. At this time, if the CORRQn flag is set (1), program control shifts to the internal RAM after being made to jump to the internal RAM area by an instruction such as a jump instruction.

Instruction bugs found in the mask ROM can be avoided, and program flow can be changed by using the ROM correction function.

Up to four correction addresses can be specified.

- Cautions 1. The ROM correction function cannot be used for the data in the internal ROM; it can only be used for instruction codes. If the ROM correction is carried out on data, that data will replace the instruction code of the JMP r0 instruction.
  - 2. ROM correction for instructions that access the CORCN, CORRQ, or CORAD0 to CORAD3 registers is prohibited.



Figure 16-1. Block Diagram of ROM Correction

## 16.2 ROM Correction Peripheral I/O Registers

## 16.2.1 Correction control register (CORCN)

CORCN controls whether or not the instruction of the correction address is replaced with the JMP r0 instruction when the correction address matches the fetch address.

Whether match detection by a comparator is enabled or disabled can be set for each channel.

CORCN can be set by an 8-bit or 1-bit memory manipulation instruction.

After reset:	00H	R/W	Address: FF	FFF36CH							
	7	6	5	4	3	2	1	0			
CORCN	0	0	0	0	COREN3	COREN2	COREN1	COREN0			
	CORENn		CORADn register and fetch address match detection control								
	0	Match detect	Match detection disabled								
	1	Match detec	atch detection enabled								

### 16.2.2 Correction request register (CORRQ)

CORRQ saves the channel in which ROM correction occurred. The JMP r0 instruction makes the program jump to 00000000H after the correction address matches the fetch address. At this time, the program can judge the following cases by reading CORRQ.

- Reset input: CORRQ = 00H
- ROM correction generation: CORRQn bit = 1
- Branch to 00000000H by user program: CORRQ = 00H

After reset:	00H	R/W Address: FFFFF36EH		FFF36EH					
	7	6	5	4	3	2	1	0	
CORRQ	0	0	0	0	CORRQ3	CORRQ2	CORRQ1	CORRQ0	
	CORRQn <sup>Note</sup>	Channel n ROM correction request flag							
	0	No ROM correction request occurred.							
	1	ROM correction request occurred.							
Note The CORRQn bit is cleared by using an instruction that writes 0.									

# 16.2.3 Correction address registers 0 to 3 (CORAD0 to CORAD3)

CORADn sets the start address of an instruction to be corrected (correction address) in the ROM.

Up to four points of the program can be corrected at once since the V850/SF1 has four correction address registers (CORADn).

Since the ROM capacity differs depending on the product, set the correction address in the following range.

μPD703075AY, 703076AY (128 KB): 0000000H to 0001FFFEH μPD703078AY, 703078Y, 703079AY, 703079Y (256 KB): 0000000H to 0003FFFEH

Bits 0 and 18 to 31 should be fixed to 0.







## CHAPTER 17 FLASH MEMORY (µPD70F3079AY AND 70F3079Y)

The  $\mu$ PD70F3079AY and 70F3079Y are the flash memory versions of the V850/SF1 and incorporate a 256 KB flash memory. In the instruction fetch to this flash memory, 4 bytes can be accessed by a single clock in the same way as in the mask ROM version.

Caution There are differences in noise immunity and noise radiation between flash memory versions and mask ROM versions. When pre-producing an application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluations for the commercial samples (CS) (not engineering samples (ES)) of the mask ROM versions.

Writing to flash memory can be performed with memory mounted on the target system (on board). A dedicated flash programmer is connected to the target system to perform writing.

The following can be considered the development environment and applications in which flash memory is used.

- Software can be altered after the V850/SF1 is solder-mounted on the target system.
- Small scale production of various models is made easier by differentiating software.
- Data adjustment in starting mass production is made easier.

## 17.1 Features

- 4-byte/1-clock access (in instruction fetch access)
- · All area batch erase/area unit erase
- · Communication via serial interface with the dedicated flash programmer
- Erase/write voltage: VPP = 7.8 V
- On-board programming
- Flash memory programming via self-rewrite in area (128 KB) units is possible

#### 17.1.1 Erasing unit

This product has following two erasure units.

## (a) All area batch erase

The area of xx000000H to xx03FFFFH can be erased at the same time. The erasure time is 4.0 s.

#### (b) Area erase

Erasure can be performed in area units (there are two 128 KB unit areas). The erasure time is 2.0 s for each area.

- Area 0: The area of xx000000H to xx01FFFFH (128 KB) is erased
- Area 1: The area of xx020000H to xx03FFFFH (128 KB) is erased

## 17.1.2 Write/read time

The write/read time is shown below.

Write time:  $20 \ \mu s/byte$ Read time: 62.5 ns (cycle time)

## 17.2 Writing with Flash Programmer

Writing can be performed either on-board or off-board with the dedicated flash programmer.

## (1) On-board programming

The contents of the flash memory are rewritten after the V850/SF1 is mounted on the target system. Mount connectors, etc., on the target system to connect the dedicated flash programmer.

## (2) Off-board programming

Writing to flash memory is performed by the dedicated program adapter (FA Series), etc., before mounting the V850/SF1 on the target system.

Remark The FA Series is a product of Naito Densei Machida Mfg. Co., Ltd.



Figure 17-1. Example of Wiring of Adapter for Flash Programming (FA-100GC-8EU) (1/2)

## Figure 17-1. Example of Wiring of Adapter for Flash Programming (FA-100GC-8EU) (2/2)

Remarks 1.	Handle the pins not described above in accordance with the recommended connection of unused				
	pins (refer to 2.4 Pin I/O Circuit Types, I/O Buffer Power Supply and Connection of Unused				
	<b>Pins</b> ). When connecting via a resistor, use of a resistor of 1 k $\Omega$ to 10 k $\Omega$ is recommended.				
2.	This adapter is for a 100-pin plastic LQFP package.				

3. This diagram shows the wiring when using CSI supporting handshake.

# Table 17-1. Table for Wiring of Adapter for $\mu$ PD70F3079AY and 70F3079Y Flash Programming (FA-100GC-8EU)

Flash Programmer (PG-FP3/PG-FP4)		When Using CSI0 + HS		When Using CSI0		When Using UART0		
		Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	
SI/RxD	Input	Receive signal	P11/SO0	24	P11/SO0	24	P14/SO1/TXD0	28
SO/TxD	Output	Transmit signal	P10/SI0/SDA0	23	P10/SI0/SDA0	23	P13/SI1/RXD0	27
SCK	Output	Transfer clock	P12/SCK0/SCL0	25	P12/SCK0/SCL0	25	Unnecessary	Unnecessary
CLK <sup>Note 1</sup>	-	Unused	Unnecessary	Unnecessary	Unnecessary	Unnecessary	Unnecessary	Unnecessary
/RESET	Output	Reset signal	RESET	11	RESET	11	RESET	11
VPP	Output	Writing voltage	IC/V <sub>PP</sub>	13	IC/V <sub>PP</sub>	13	IC/V <sub>PP</sub>	13
HS	Input	Handshake signal of CSI0 + HS communication	P15/SCK1/ASCK 0	29	Unnecessary	Unnecessary	Unnecessary	Unnecessary
VDD Note 2	-	VDD voltage	VDD0	8	VDD0	8	VDD0	8
		generation		66		66		66
			ADCVDD	95	ADCVDD	95		95
GND	-	Ground	GND0	6	GND0	6	GND0	6
			GND1	22	GND1	22	GND1	22
			GND2	38	GND2	58	GND2	38
			PORTGND	71	PORTGND0	71	PORTGND	71
			ADCGND	96	ADCGND	96	ADCGND	96

- Notes 1. The μPD70F3079AY and 70F3079Y cannot be supplied with the clock from the CLK pin of the flash programmer (PG-FP3/PG-FP4).
  Supply the clock by creating an oscillator on the flash writing adapter (FA-100GC-8EU).
  For an example of the oscillator, refer to Figure 17-1 Example of Wiring of Adapter for Flash Programming (FA-100GC-8EU).
  - 2. The PG-FP3 is provided with a VDD voltage monitoring function.

# **17.3 Programming Environment**

The following shows the environment required for writing programs to the flash memory of the V850/SF1.





A host machine is required for controlling the dedicated flash programmer.

UART0 or CSI0 is used as the interface between the dedicated flash programmer and the V850/SF1 to perform writing, erasing, etc. A dedicated program adapter (FA Series) required for off-board writing.
#### 17.4 Communication Mode

Communication between the dedicated flash programmer and the V850/SF1 is performed by serial communication using UART0 or CSI0 of the V850/SF1.

#### (1) UART0

Transfer rate: 4800 to 76800 bps





#### (2) CSI0

Serial clock: Up to 1 MHz (MSB first)





#### (3) CSI0 + HS

Serial clock: Up to 1 MHz (MSB first)





The dedicated flash programmer outputs the transfer clock, and the V850/SF1 operates as a slave.

When the PG-FP3 or PG-FP4 is used as the dedicated flash programmer, it generates the following signals to the V850/SF1. For the details, refer to the **PG-FP3/PG-FP4 User's Manual**.

PG-FP3/PG-FP4			V850/SF1	Measur	nnected	
Signal Name	I/O	Pin Function	Pin Name	CSI0	UART0	CSI0 + HS
Vpp	Output	Writing voltage	VPP	0	0	0
VDD Note 1	I/O	VDD voltage generation	VDD0	0	0	0
GND	-	Ground	GND0 to GND2	0	0	0
CLK <sup>Note 2</sup>	-	Unused	X1	×	×	×
RESET	Output	Reset signal	RESET	0	0	0
SI/RxD	Input	Receive signal	SO0/TXD0	0	0	0
SO/TxD	Output	Transmit signal	SI0/RXD0	0	0	0
SCK	Output	Transfer clock	SCK0	0	×	0
HS	Input	Handshake signal of CSI0 + HS	P15	×	×	0

Table 17-2. Signal Generation of Dedicated Flash Programmer (PG-FP3/PG-FP4)

**Notes 1.** The PG-FP3 is provided with a VDD voltage monitoring function.

**2.** The μPD70F3079AY and 70F3079Y cannot be supplied with the clock from the CLK pin of the flash programmer (PG-FP3/PG-FP4).

Supply the clock by creating an oscillator on the flash writing adapter (FA-100GC-8EU).

For an example of the oscillator, refer to Figure 17-1 Example of Wiring of Adapter for Flash Programming (FA-100GC-8EU).

- Remark (initial initial initia
  - $\times\!\!:$  Does not need to be connected

### 17.5 Pin Connection

When performing on-board writing, install a connector on the target system to connect to the dedicated flash programmer. Also, design a function on-board to switch from the normal operation mode to the flash memory programming mode.

When switched to the flash memory programming mode, all the pins not used for the flash memory programming become the same status as that immediately after reset. Therefore, all the ports become output high-impedance, making pin handling necessary if the external device does not acknowledge the output high-impedance status.

#### 17.5.1 VPP pin

In the normal operation mode, 0 V is input to the VPP pin. In the flash memory programming mode, a 7.8 V writing voltage is supplied to the VPP pin. The following shows an example of the connection of the VPP pin.





#### 17.5.2 Serial interface pin

The following shows the pins used by each serial interface.

Table 17-3.	Pins	Used	by	Serial	Interfaces
-------------	------	------	----	--------	------------

Serial Interface	Pins Used				
CSI0	SO0, SI0, SCK0				
CSI0 + HS	SO0, SI0, <u>SCK0</u> , P15				
UART0	TXD0, RXD0				

When connecting a dedicated flash programmer to a serial interface pin that is connected to other devices onboard, care should be taken to the conflict of signals and the malfunction of other devices, etc.

## (1) Conflict of signals

When connecting the dedicated flash programmer (output) to a serial interface pin (input) that is connected to another device (output), a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the other device or set the other device to output high-impedance.





#### (2) Malfunction of other device

When connecting dedicated flash programmer (output or input) to a serial interface pin (input or output) that is connected to another device (input), the signal output to the other device may cause the device to malfunction. To avoid this, isolate the connection to the other device or make the setting so that the input signal to the other device is ignored.



Figure 17-8. Malfunction of Other Device

# 17.5.3 RESET pin

When connecting the reset signals of the dedicated flash programmer to the RESET pin that is connected to the reset signal generator on-board, a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the reset signal generator.

When a reset signal is input from the user system in the flash memory programming mode, the programming operation will not be performed correctly. Therefore, do not input signals other than the reset signals from the dedicated flash programmer.





#### 17.5.4 Port pin (including NMI)

When the flash memory programming mode is set, all the port pins except the pins that communicate with the dedicated flash programmer become output high-impedance. If problems such as disabling the output high-impedance status should occur in the external devices connected to the port, connect them to  $V_{DD0}$  or GND0 to GND2 via resistors.

#### 17.5.5 Other signal pins

Connect X1, X2, XT1, and XT2 in the same status as that in the normal operation mode.

#### 17.5.6 Power supply

Supply the power as follows:

VDD0 = PORTVDD

Supply the power (ADCV<sub>DD</sub>, ADCGND, GND0 to GND2, and PORTGND) in the same way as in normal operation mode.

Caution VDD of the dedicated flash programmer (PG-FP3) has a voltage monitoring function. Be sure to connect V<sub>DD0</sub> and GND0 to GND2 to the VDD and GND of the dedicated flash programmer.

# 17.6 Programming Method

## 17.6.1 Flash memory control

The following shows the procedure for manipulating the flash memory.





#### 17.6.2 Flash memory programming mode

When rewriting the contents of flash memory using the dedicated flash programmer, set the V850/SF1 in the flash memory programming mode. When switching modes, set the  $V_{PP}$  pin before canceling reset.

When performing on-board writing, switch modes using a jumper, etc.





#### 17.6.3 Selection of communication mode

In the V850/SF1, a communication mode is selected by inputting pulses (16 pulses max.) to the VPP pin after switching to the flash memory programming mode. The VPP pulse is generated by the dedicated flash programmer. The following shows the relationship between the number of pulses and the communication mode.

VPP Pulse	Communication Mode	Remarks
0	CSI0	V850/SF1 performs slave operation, MSB first
3	CSI0 + HS	V850/SF1 performs slave operation, MSB first
8	UART0	Communication rate: 9600 bps (after reset), LSB first
Others	RFU	Setting prohibited

#### Table 17-4. List of Communication Mode

# Caution When UART0 is selected, the receive clock is calculated based on the reset command sent from the dedicated flash programmer after receiving the VPP pulse.

#### 17.6.4 Communication command

The V850/SF1 communicates with the dedicated flash programmer by means of commands. The command sent from the dedicated flash programmer to the V850/SF1 is called a "command". The response signal sent from the V850/SF1 to the dedicated flash programmer is called a "response command".

#### Figure 17-12. Communication Command



The following shows the commands for flash memory control of the V850/SF1. All of these commands are issued from the dedicated flash programmer, and the V850/SF1 performs the various processing corresponding to the commands.

Category	Command Name	Function
Verify	Batch verify command	Compares the contents of the entire memory and the input data.
	Area verify command	Compares the contents of the specified area and the input data
Erase	Area erase command	Erases a specified area.
	Write back command	Writes back the contents which is overerased.
Blank check	Batch blank check command	Checks the erase state of the entire memory.
	Area blank check command	Checks the erase state of the specified area
Data write	High-speed write command	Writes data by the specification of the write address and the number of bytes to be written, and executes verify check.
	Continuous write command	Writes data from the address following the high- speed write command executed immediately before, and executes verify check.
System setting and control	Status read out command	Acquires the status of operations.
	Oscillating frequency setting command	Sets the oscillating frequency.
	Erasure time setting command	Sets the erasure time of batch erase.
	Writing time setting command	Sets the writing time of data write.
	Write back time setting command	Sets the write back time.
	Baud rate setting command	Sets the baud rate when using UART.
	Silicon signature command	Reads outs the silicon signature information.
	Reset command	Escapes from each state.

Table 17-5.	Flash Memor	v Control	Commands
		<b>y</b> 001101	oominanao

The V850/SF1 sends back response commands to the commands issued from the dedicated flash programmer. The following shows the response commands the V850/SF1 sends out.

#### Table 17-6. Response Commands

Response Command Name	Function
ACK (acknowledge)	Acknowledges command/data, etc.
NAK (not acknowledge)	Acknowledges illegal command/data, etc.

# CHAPTER 18 FCAN CONTROLLER

The V850/SF1 features an on-chip FCAN (Full Controller Area Network) controller that complies with CAN specification Ver. 2.0, Part B. (The V850/SF1 product line includes the  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y as two-channel devices and the  $\mu$ PD703075AY, 703078AY, and 703078Y as single-channel devices.)

### **18.1 Overview of Functions**

Table 18-1 presents an overview of the FCAN functions.

Function	Description
Protocol	CAN Protocol Ver. 2.0 Part B active (standard and extended frame transmission/reception)
Baud rate	Maximum 1 Mbps (during 16 MHz clock input)
Data storage	<ul> <li>Allocated to common access-enabled RAM area</li> <li>RAM that is mapped to an unused message byte can be used for CPU processing or other processing</li> </ul>
Mask functions	<ul><li>Four</li><li>Global masks and local masks can be used without distinction</li></ul>
Message configuration	Can be declared as transmit message or receive message
No. of messages	32 messages
Message storage method	<ul><li>Storage in receive buffer corresponding to each ID</li><li>Storage in buffer specified by receive mask function</li></ul>
Remote reception	<ul> <li>Remote frames can be received in either the receive message buffer or the transmit message buffer</li> <li>If a remote frame is received by a transmit message buffer, there is a choice between having the remote request processed by the CPU or starting the auto transmit function.</li> </ul>
Remote transmission	The remote frame can be sent either by setting the transmit message's RTR bit (M_CTRLn register) or by setting the receive message's send request.
Time stamp function	A time stamp function can be set for receive messages and transmit messages.
Diagnostic functions	<ul> <li>Read-enabled error counter provided.</li> <li>"Valid protocol operation flag" provided for verification of bus connections.</li> <li>Receive-only mode (with auto baud rate detection) provided.</li> <li>Diagnostic processing mode provided.</li> </ul>
Low-power mode	<ul> <li>CAN sleep mode (wakeup function using CAN bus enabled)</li> <li>CAN stop mode (wakeup function using CAN bus disabled)</li> </ul>

#### Table 18-1. Overview of Functions

**Remark** n = 00 to 31

#### 18.2 Configuration

FCAN is composed of the following four blocks.

### (1) NPB interface

This functional block provides an NPB (NEC Electronics peripheral I/O bus) interface as a means of transmitting and receiving signals.

#### (2) MAC (Memory Access Controller)

This functional block controls access to the CAN module within the FCAN and to the CAN RAM.

# (3) CAN module

This functional block is involved in the operation of the CAN protocol layer and its related settings.

#### (4) CAN RAM

This is the CAN memory functional block, which is used to store message IDs, message data, etc.

Figure 18-1. Block Diagram of FCAN



# 18.3 Internal Registers of FCAN Controller

# 18.3.1 Configuration of message buffers

# Table 18-2. Configuration of Message Buffers

Address	Register Name
xxnFF800H to xxnFF81FH	Message buffer 0 field
xxnFF820H to xxnFF83FH	Message buffer 1 field
xxnFF840H to xxnFF85FH	Message buffer 2 field
xxnFF860H to xxnFF87FH	Message buffer 3 field
xxnFF880H to xxnFF89FH	Message buffer 4 field
xxnFF8A0H to xxnFF8BFH	Message buffer 5 field
xxnFF8C0H to xxnFF8DFH	Message buffer 6 field
xxnFF8E0H to xxnFF8FFH	Message buffer 7 field
xxnFF900H to xxnFF91FH	Message buffer 8 field
xxnFF920H to xxnFF93FH	Message buffer 9 field
xxnFF940H to xxnFF95FH	Message buffer 10 field
xxnFF960H to xxnFF97FH	Message buffer 11 field
xxnFF980H to xxnFF99FH	Message buffer 12 field
xxnFF9A0H to xxnFF9BFH	Message buffer 13 field
xxnFF9C0H to xxnFF9DFH	Message buffer 14 field
xxnFF9E0H to xxnFF9FFH	Message buffer 15 field
xxnFFA00H to xxnFFA1FH	Message buffer 16 field
xxnFFA20H to xxnFFA3FH	Message buffer 17 field
xxnFFA40H to xxnFFA5FH	Message buffer 18 field
xxnFFA60H to xxnFFA7FH	Message buffer 19 field
xxnFFA80H to xxnFFA9FH	Message buffer 20 field
xxnFFAA0H to xxnFFABFH	Message buffer 21 field
xxnFFAC0H to xxnFFADFH	Message buffer 22 field
xxnFFAE0H to xxnFFAFFH	Message buffer 23 field
xxnFFB00H to xxnFFB1FH	Message buffer 24 field
xxnFFB20H to xxnFFB3FH	Message buffer 25 field
xxnFFB40H to xxnFFB5FH	Message buffer 26 field
xxnFFB60H to xxnFFB7FH	Message buffer 27 field
xxnFFB80H to xxnFFB9FH	Message buffer 28 field
xxnFFBA0H to xxnFFBBFH	Message buffer 29 field
xxnFFBC0H to xxnFFBDFH	Message buffer 30 field
xxnFFBE0H to xxnFFBFFH	Message buffer 31 field

**Remarks 1.** For details of message buffers, see **18.3.2 List of FCAN registers**. **2.** n = 3, 7, B

# 18.3.2 List of FCAN registers

				Bit Units for Manipulation			1	
Address	Function Register Name	Symbol	R/W	1 Bit	8 Bits	16 Bits	32 Bits	After Reset
xxnFF804H	CAN message data length register 00	M_DLC00	R/W					Undefined
xxnFF805H	CAN message control register 00	M_CTRL00	_					
xxnFF806H	CAN message time stamp register 00	M_TIME00	-					
xxnFF808H	CAN message data register 000	M_DATA000	-					
xxnFF809H	CAN message data register 001	M_DATA001	_					
xxnFF80AH	CAN message data register 002	M_DATA002						
xxnFF80BH	CAN message data register 003	M_DATA003	-					
xxnFF80CH	CAN message data register 004	M_DATA004	-					
xxnFF80DH	CAN message data register 005	M_DATA005	-					
xxnFF80EH	CAN message data register 006	M_DATA006	-					
xxnFF80FH	CAN message data register 007	M_DATA007	-					
xxnFF810H	CAN message ID register L00	M_IDL00	-					
xxnFF812H	CAN message ID register H00	M_IDH00	-					
xxnFF814H	CAN message configuration register 00	M_CONF00	-					
xxnFF815H	CAN message status register 00	M_STAT00	R					
xxnFF816H	CAN status set/clear register 00	SC_STAT00	W					0000H
xxnFF824H	CAN message data length register 01	M_DLC01	R/W					Undefined
xxnFF825H	CAN message control register 01	M_CTRL01	-					
xxnFF826H	CAN message time stamp register 01	M_TIME01	-					
xxnFF828H	CAN message data register 010	M_DATA010	-					
xxnFF829H	CAN message data register 011	M_DATA011	-					
xxnFF82AH	CAN message data register 012	M_DATA012	-					
xxnFF82BH	CAN message data register 013	M_DATA013	-					
xxnFF82CH	CAN message data register 014	M_DATA014	-					
xxnFF82DH	CAN message data register 015	M_DATA015	-					
xxnFF82EH	CAN message data register 016	M_DATA016						
xxnFF82FH	CAN message data register 017	M_DATA017	-					
xxnFF830H	CAN message ID register L01	M_IDL01						
xxnFF832H	CAN message ID register H01	M_IDH01	-					
xxnFF834H	CAN message configuration register 01	M_CONF01	-					
xxnFF835H	CAN message status register 01	M_STAT01	R					
xxnFF836H	CAN status set/clear register 01	SC_STAT01	W					0000H
xxnFF844H	CAN message data length register 02	M_DLC02	R/W					Undefined
xxnFF845H	CAN message control register 02	M_CTRL02	-					
xxnFF846H	CAN message time stamp register 02	M_TIME02	-					
xxnFF848H	CAN message data register 020	M_DATA020			$\checkmark$			1
xxnFF849H	CAN message data register 021	M_DATA021			$\checkmark$			1
xxnFF84AH	CAN message data register 022	M_DATA022			$\checkmark$			1
xxnFF84BH	CAN message data register 023	M_DATA023			$\checkmark$			1
xxnFF84CH	CAN message data register 024	M_DATA024						1

A datus a s	Eurotion Projector Namo	Symbol		Bit Units for Manipulation				After Deast
Address	Function Register Name	Symbol	H/ VV	1 Bit	8 Bits	16 Bits	32 Bits	Aller Resel
xxnFF84DH	CAN message data register 025	M_DATA025	R/W					Undefined
xxnFF84EH	CAN message data register 026	M_DATA026						
xxnFF84FH	CAN message data register 027	M_DATA027						
xxnFF850H	CAN message ID register L02	M_IDL02						
xxnFF852H	CAN message ID register H02	M_IDH02						
xxnFF854H	CAN message configuration register 02	M_CONF02						
xxnFF855H	CAN message status register 02	M_STAT02	R					
xxnFF856H	CAN status set/clear register 02	SC_STAT02	W					0000H
xxnFF864H	CAN message data length register 03	M_DLC03	R/W					Undefined
xxnFF865H	CAN message control register 03	M_CTRL03						
xxnFF866H	CAN message time stamp register 03	M_TIME03						
xxnFF868H	CAN message data register 030	M_DATA030						
xxnFF869H	CAN message data register 031	M_DATA031						
xxnFF86AH	CAN message data register 032	M_DATA032						
xxnFF86BH	CAN message data register 033	M_DATA033						
xxnFF86CH	CAN message data register 034	M_DATA034						
xxnFF86DH	CAN message data register 035	M_DATA035						
xxnFF86EH	CAN message data register 036	M_DATA036						
xxnFF86FH	CAN message data register 037	M_DATA037						
xxnFF870H	CAN message ID register L03	M_IDL03						
xxnFF872H	CAN message ID register H03	M_IDH03						
xxnFF874H	CAN message configuration register 03	M_CONF03						
xxnFF875H	CAN message status register 03	M_STAT03	R					
xxnFF876H	CAN status set/clear register 03	SC_STAT03	W					0000H
xxnFF884H	CAN message data length register 04	M_DLC04	R/W					Undefined
xxnFF885H	CAN message control register 04	M_CTRL04						
xxnFF886H	CAN message time stamp register 04	M_TIME04						
xxnFF888H	CAN message data register 040	M_DATA040			$\checkmark$			
xxnFF889H	CAN message data register 041	M_DATA041						
xxnFF88AH	CAN message data register 042	M_DATA042			$\checkmark$			
xxnFF88BH	CAN message data register 043	M_DATA043						
xxnFF88CH	CAN message data register 044	M_DATA044						
xxnFF88DH	CAN message data register 045	M_DATA045			$\checkmark$			
xxnFF88EH	CAN message data register 046	M_DATA046			$\checkmark$			
xxnFF88FH	CAN message data register 047	M_DATA047			$\checkmark$			
xxnFF890H	CAN message ID register L04	M_IDL04						
xxnFF892H	CAN message ID register H04	M_IDH04						
xxnFF894H	CAN message configuration register 04	M_CONF04	1		$\checkmark$			
xxnFF895H	CAN message status register 04	M_STAT04	R		$\checkmark$			
xxnFF896H	CAN status set/clear register 04	SC_STAT04	W					0000H
xxnFF8A4H	CAN message data length register 05	M_DLC05	R/W		$\checkmark$			Undefined
xxnFF8A5H	CAN message control register 05	M_CTRL05	1		$\checkmark$			

# (2/14)

				Bit Units for Manipulation				
Address	Function Register Name	Symbol	R/W	1	8	16	32	After Reset
				Bit	Bits	Bits	Bits	
xxnFF8A6H	CAN message time stamp register 05	M_TIME05	R/W			$\checkmark$		Undefined
xxnFF8A8H	CAN message data register 050	M_DATA050			$\checkmark$			
xxnFF8A9H	CAN message data register 051	M_DATA051			$\checkmark$			
xxnFF8AAH	CAN message data register 052	M_DATA052			$\checkmark$			
xxnFF8ABH	CAN message data register 053	M_DATA053			$\checkmark$			
xxnFF8ACH	CAN message data register 054	M_DATA054			$\checkmark$			
xxnFF8ADH	CAN message data register 055	M_DATA055			$\checkmark$			
xxnFF8AEH	CAN message data register 056	M_DATA056			$\checkmark$			
xxnFF8AFH	CAN message data register 057	M_DATA057			$\checkmark$			
xxnFF8B0H	CAN message ID register L05	M_IDL05				$\checkmark$		
xxnFF8B2H	CAN message ID register H05	M_IDH05				$\checkmark$		
xxnFF8B4H	CAN message configuration register 05	M_CONF05			$\checkmark$			
xxnFF8B5H	CAN message status register 05	M_STAT05	R					
xxnFF8B6H	CAN status set/clear register 05	SC_STAT05	W			$\checkmark$		0000H
xxnFF8C4H	CAN message data length register 06	M_DLC06	R/W		$\checkmark$			Undefined
xxnFF8C5H	CAN message control register 06	M_CTRL06			$\checkmark$			
xxnFF8C6H	CAN message time stamp register 06	M_TIME06				$\checkmark$		
xxnFF8C8H	CAN message data register 060	M_DATA060						
xxnFF8C9H	CAN message data register 061	M_DATA061						
xxnFF8CAH	CAN message data register 062	M_DATA062						
xxnFF8CBH	CAN message data register 063	M_DATA063						
xxnFF8CCH	CAN message data register 064	M_DATA064						
xxnFF8CDH	CAN message data register 065	M_DATA065						
xxnFF8CEH	CAN message data register 066	M_DATA066						
xxnFF8CFH	CAN message data register 067	M_DATA067						
xxnFF8D0H	CAN message ID register L06	M_IDL06						
xxnFF8D2H	CAN message ID register H06	M_IDH06				$\checkmark$		
xxnFF8D4H	CAN message configuration register 06	M_CONF06						
xxnFF8D5H	CAN message status register 06	M_STAT06	R		$\checkmark$			
xxnFF8D6H	CAN status set/clear register 06	SC_STAT06	W			$\checkmark$		0000H
xxnFF8E4H	CAN message data length register 07	M_DLC07	R/W					Undefined
xxnFF8E5H	CAN message control register 07	M_CTRL07						
xxnFF8E6H	CAN message time stamp register 07	M_TIME07				$\checkmark$		
xxnFF8E8H	CAN message data register 070	M_DATA070						
xxnFF8E9H	CAN message data register 071	M_DATA071						
xxnFF8EAH	CAN message data register 072	M_DATA072						
xxnFF8EBH	CAN message data register 073	M_DATA073						
xxnFF8ECH	CAN message data register 074	M_DATA074						1
xxnFF8EDH	CAN message data register 075	M_DATA075						1
xxnFF8EEH	CAN message data register 076	M_DATA076			$\checkmark$			
xxnFF8EFH	CAN message data register 077	M_DATA077			$\checkmark$			
xxnFF8F0H	CAN message ID register L07	M_IDL07				$\checkmark$		
xxnFF8F2H	CAN message ID register H07	M_IDH07				$\checkmark$		1

(3/14)

(4/14)

					Bit Un Manip	its for ulation		
Address	Function Register Name	Symbol	R/W	1	8	16	32	After Reset
				Bit	Bits	Bits	Bits	
xxnFF8F4H	CAN message configuration register 07	M_CONF07	R/W					Undefined
xxnFF8F5H	CAN message status register 07	M_STAT07	R					
xxnFF8F6H	CAN status set/clear register 07	SC_STAT07	W			$\checkmark$		0000H
xxnFF904H	CAN message data length register 08	M_DLC08	R/W					Undefined
xxnFF905H	CAN message control register 08	M_CTRL08						
xxnFF906H	CAN message time stamp register 08	M_TIME08						
xxnFF908H	CAN message data register 080	M_DATA080						
xxnFF909H	CAN message data register 081	M_DATA081						
xxnFF90AH	CAN message data register 082	M_DATA082			$\checkmark$			
xxnFF90BH	CAN message data register 083	M_DATA083						
xxnFF90CH	CAN message data register 084	M_DATA084						
xxnFF90DH	CAN message data register 085	M_DATA085						
xxnFF90EH	CAN message data register 086	M_DATA086						
xxnFF90FH	CAN message data register 087	M_DATA087						
xxnFF910H	CAN message ID register L08	M_IDL08						
xxnFF912H	CAN message ID register H08	M_IDH08						
xxnFF914H	CAN message configuration register 08	M_CONF08						
xxnFF915H	CAN message status register 08	M_STAT08	R					
xxnFF916H	CAN status set/clear register 08	SC_STAT08	W					0000H
xxnFF924H	CAN message data length register 09	M_DLC09	R/W					Undefined
xxnFF925H	CAN message control register 09	M_CTRL09						
xxnFF926H	CAN message time stamp register 09	M_TIME09						
xxnFF928H	CAN message data register 090	M_DATA090						
xxnFF929H	CAN message data register 091	M_DATA091						
xxnFF92AH	CAN message data register 092	M_DATA092						
xxnFF92BH	CAN message data register 093	M_DATA093						
xxnFF92CH	CAN message data register 094	M_DATA094						
xxnFF92DH	CAN message data register 095	M_DATA095						
xxnFF92EH	CAN message data register 096	M_DATA096						
xxnFF92FH	CAN message data register 097	M_DATA097						
xxnFF930H	CAN message ID register L09	M_IDL09						
xxnFF932H	CAN message ID register H09	M_IDH09						
xxnFF934H	CAN message configuration register 09	M_CONF09						
xxnFF935H	CAN message status register 09	M_STAT09	R					
xxnFF936H	CAN status set/clear register 09	SC_STAT09	W			$\checkmark$		0000H
xxnFF944H	CAN message data length register 10	M_DLC10	R/W		$\checkmark$			Undefined
xxnFF945H	CAN message control register 10	M_CTRL10			$\checkmark$			
xxnFF946H	CAN message time stamp register 10	M_TIME10						
xxnFF948H	CAN message data register 100	M_DATA100						
xxnFF949H	CAN message data register 101	M_DATA101						
xxnFF94AH	CAN message data register 102	M_DATA102						
xxnFF94BH	CAN message data register 103	M_DATA103						

					Bit Ur Manip			
Address	Function Register Name	Symbol	R/W	1	8	16	32	After Reset
				Bit	Bits	Bits	Bits	
xxnFF94CH	CAN message data register 104	M_DATA104	R/W		$\checkmark$			Undefined
xxnFF94DH	CAN message data register 105	M_DATA105			$\checkmark$			
xxnFF94EH	CAN message data register 106	M_DATA106			$\checkmark$			
xxnFF94FH	CAN message data register 107	M_DATA107			$\checkmark$			
xxnFF950H	CAN message ID register L10	M_IDL10				$\checkmark$		
xxnFF952H	CAN message ID register H10	M_IDH10				$\checkmark$		
xxnFF954H	CAN message configuration register 10	M_CONF10			$\checkmark$			
xxnFF955H	CAN message status register 10	M_STAT10	R		$\checkmark$			
xxnFF956H	CAN status set/clear register 10	SC_STAT10	W			$\checkmark$		0000H
xxnFF964H	CAN message data length register 11	M_DLC11	R/W		$\checkmark$			Undefined
xxnFF965H	CAN message control register 11	M_CTRL11			$\checkmark$			
xxnFF966H	CAN message time stamp register 11	M_TIME11				$\checkmark$		
xxnFF968H	CAN message data register 110	M_DATA110			$\checkmark$			
xxnFF969H	CAN message data register 111	M_DATA111						
xxnFF96AH	CAN message data register 112	M_DATA112			$\checkmark$			
xxnFF96BH	CAN message data register 113	M_DATA113			$\checkmark$			
xxnFF96CH	CAN message data register 114	M_DATA114			$\checkmark$			
xxnFF96DH	CAN message data register 115	M_DATA115						
xxnFF96EH	CAN message data register 116	M_DATA116						
xxnFF96FH	CAN message data register 117	M_DATA117						
xxnFF970H	CAN message ID register L11	M_IDL11				$\checkmark$		
xxnFF972H	CAN message ID register H11	M_IDH11				$\checkmark$		
xxnFF974H	CAN message configuration register 11	M_CONF11						
xxnFF975H	CAN message status register 11	M_STAT11	R					
xxnFF976H	CAN status set/clear register 11	SC_STAT11	W			$\checkmark$		0000H
xxnFF984H	CAN message data length register 12	M_DLC12	R/W		$\checkmark$			Undefined
xxnFF985H	CAN message control register 12	M_CTRL12			$\checkmark$			
xxnFF986H	CAN message time stamp register 12	M_TIME12				$\checkmark$		
xxnFF988H	CAN message data register 120	M_DATA120			$\checkmark$			
xxnFF989H	CAN message data register 121	M_DATA121			$\checkmark$			
xxnFF98AH	CAN message data register 122	M_DATA122			$\checkmark$			
xxnFF98BH	CAN message data register 123	M_DATA123			$\checkmark$			
xxnFF98CH	CAN message data register 124	M_DATA124			$\checkmark$			
xxnFF98DH	CAN message data register 125	M_DATA125						
xxnFF98EH	CAN message data register 126	M_DATA126						
xxnFF98FH	CAN message data register 127	M_DATA127	1		$\checkmark$			
xxnFF990H	CAN message ID register L12	M_IDL12	1			$\checkmark$		
xxnFF992H	CAN message ID register H12	M_IDH12	1			$\checkmark$		
xxnFF994H	CAN message configuration register 12	M_CONF12	1					
xxnFF995H	CAN message status register 12	M_STAT12	R		$\checkmark$			
xxnFF996H	CAN status set/clear register 12	SC_STAT12	W			$\checkmark$		0000H
xxnFF9A4H	CAN message data length register 13	M_DLC13	R/W		$\checkmark$			Undefined

(5/14)

(6/14)

A data a a	Evention Devictor Norma	Querritual	DAA		Bit Un Manip	its for ulation	1	
Address	Function Register Name	Symbol	R/W	1 Bit	8 Bits	16 Bits	32 Bits	After Reset
xxnFF9A5H	CAN message control register 13	M_CTRL13	R/W					Undefined
xxnFF9A6H	CAN message time stamp register 13	M_TIME13						
xxnFF9A8H	CAN message data register 130	M_DATA130						
xxnFF9A9H	CAN message data register 131	M_DATA131						
xxnFF9AAH	CAN message data register 132	M_DATA132						
xxnFF9ABH	CAN message data register 133	M_DATA133						
xxnFF9ACH	CAN message data register 134	M_DATA134						
xxnFF9ADH	CAN message data register 135	M_DATA135						
xxnFF9AEH	CAN message data register 136	M_DATA136						
xxnFF9AFH	CAN message data register 137	M_DATA137						
xxnFF9B0H	CAN message ID register L13	M_IDL13						
xxnFF9B2H	CAN message ID register H13	M_IDH13						
xxnFF9B4H	CAN message configuration register 13	M_CONF13						
xxnFF9B5H	CAN message status register 13	M_STAT13	R					
xxnFF9B6H	CAN status set/clear register 13	SC_STAT13	W					0000H
xxnFF9C4H	CAN message data length register 14	M_DLC14	R/W					Undefined
xxnFF9C5H	CAN message control register 14	M_CTRL14						
xxnFF9C6H	CAN message time stamp register 14	M_TIME14						
xxnFF9C8H	CAN message data register 140	M_DATA140						
xxnFF9C9H	CAN message data register 141	M_DATA141						
xxnFF9CAH	CAN message data register 142	M_DATA142						
xxnFF9CBH	CAN message data register 143	M_DATA143						
xxnFF9CCH	CAN message data register 144	M_DATA144						
xxnFF9CDH	CAN message data register 145	M_DATA145						
xxnFF9CEH	CAN message data register 146	M_DATA146			$\checkmark$			
xxnFF9CFH	CAN message data register 147	M_DATA147			$\checkmark$			
xxnFF9D0H	CAN message ID register L14	M_IDL14				$\checkmark$		
xxnFF9D2H	CAN message ID register H14	M_IDH14				$\checkmark$		
xxnFF9D4H	CAN message configuration register 14	M_CONF14			$\checkmark$			
xxnFF9D5H	CAN message status register 14	M_STAT14	R					
xxnFF9D6H	CAN status set/clear register 14	SC_STAT14	W			$\checkmark$		0000H
xxnFF9E4H	CAN message data length register 15	M_DLC15	R/W					Undefined
xxnFF9E5H	CAN message control register 15	M_CTRL15			$\checkmark$			
xxnFF9E6H	CAN message time stamp register 15	M_TIME15						
xxnFF9E8H	CAN message data register 150	M_DATA150			$\checkmark$			
xxnFF9E9H	CAN message data register 151	M_DATA151			$\checkmark$			
xxnFF9EAH	CAN message data register 152	M_DATA152			$\checkmark$			
xxnFF9EBH	CAN message data register 153	M_DATA153			$\checkmark$			
xxnFF9ECH	CAN message data register 154	M_DATA154			$\checkmark$			
xxnFF9EDH	CAN message data register 155	M_DATA155			$\checkmark$			
xxnFF9EEH	CAN message data register 156	M_DATA156			$\checkmark$			
xxnFF9EFH	CAN message data register 157	M DATA157			$\checkmark$			

								(7/14)
Address	Function Begister Name	Symbol	R/W		Bit Ur Manip	nits for ulatior	1	After Beset
AUUICSS	T UIICUUT riegister manie	Gymbol		1 Bit	8 Bits	16 Bits	32 Bits	Aller nesor
xxnFF9F0H	CAN message ID register L15	M_IDL15	R/W					Undefined
xxnFF9F2H	CAN message ID register H15	M_IDH15						
xxnFF9F4H	CAN message configuration register 15	M_CONF15		-	$\checkmark$			
xxnFF9F5H	CAN message status register 15	M_STAT15	R					
xxnFF9F6H	CAN status set/clear register 15	SC_STAT15	W					0000H
xxnFFA04H	CAN message data length register 16	M_DLC16	R/W		$\checkmark$			Undefined
xxnFFA05H	CAN message control register 16	M_CTRL16			$\checkmark$			
xxnFFA06H	CAN message time stamp register 16	M_TIME16				$\checkmark$		
xxnFFA08H	CAN message data register 160	M_DATA160			$\checkmark$			
xxnFFA09H	CAN message data register 161	M_DATA161			$\checkmark$			
xxnFFA0AH	CAN message data register 162	M_DATA162						
xxnFFA0BH	CAN message data register 163	M_DATA163						
xxnFFA0CH	CAN message data register 164	M_DATA164						
xxnFFA0DH	CAN message data register 165	M_DATA165						
xxnFFA0EH	CAN message data register 166	M_DATA166						
xxnFFA0FH	CAN message data register 167	M_DATA167						
xxnFFA10H	CAN message ID register L16	M_IDL16				$\checkmark$		
xxnFFA12H	CAN message ID register H16	M_IDH16						
xxnFFA14H	CAN message configuration register 16	M_CONF16			$\checkmark$			
xxnFFA15H	CAN message status register 16	M_STAT16	R					
xxnFFA16H	CAN status set/clear register 16	SC_STAT16	W			$\checkmark$		0000H
xxnFFA24H	CAN message data length register 17	M_DLC17	R/W					Undefined
xxnFFA25H	CAN message control register 17	M_CTRL17						
xxnFFA26H	CAN message time stamp register 17	M_TIME17						
xxnFFA28H	CAN message data register 170	M_DATA170						
xxnFFA29H	CAN message data register 171	M_DATA171		-	$\checkmark$			
xxnFFA2AH	CAN message data register 172	M_DATA172		-	$\checkmark$			
xxnFFA2BH	CAN message data register 173	M_DATA173						
xxnFFA2CH	CAN message data register 174	M_DATA174						
xxnFFA2DH	CAN message data register 175	M_DATA175		-	$\checkmark$			
xxnFFA2EH	CAN message data register 176	M_DATA176			$\checkmark$			
xxnFFA2FH	CAN message data register 177	M_DATA177		-	$\checkmark$			
xxnFFA30H	CAN message ID register L17	M_IDL17		-				
xxnFFA32H	CAN message ID register H17	M_IDH17		-				
xxnFFA34H	CAN message configuration register 17	M_CONF17		-	$\checkmark$			
xxnFFA35H	CAN message status register 17	M_STAT17	R					
xxnFFA36H	CAN status set/clear register 17	SC_STAT17	W					0000H
xxnFFA44H	CAN message data length register 18	M_DLC18	R/W		$\checkmark$			Undefined
xxnFFA45H	CAN message control register 18	M_CTRL18			$\checkmark$			
xxnFFA46H	CAN message time stamp register 18	M_TIME18						
xxnFFA48H	CAN message data register 180	M_DATA180			$\checkmark$			
xxnFFA49H	CAN message data register 181	M_DATA181	1		$\checkmark$			

					Bit Ur Manip	1		
Address	Function Register Name	Symbol	R/W	1 Bit	8 Bits	16 Bits	32 Bits	Aller nesel
xxnFFA4AH	CAN message data register 182	M_DATA182	R/W					Undefined
xxnFFA4BH	CAN message data register 183	M_DATA183						
xxnFFA4CH	CAN message data register 184	M_DATA184						
xxnFFA4DH	CAN message data register 185	M_DATA185						
xxnFFA4EH	CAN message data register 186	M_DATA186						
xxnFFA4FH	CAN message data register 187	M_DATA187						
xxnFFA50H	CAN message ID register L18	M_IDL18						
xxnFFA52H	CAN message ID register H18	M_IDH18						
xxnFFA54H	CAN message configuration register 18	M_CONF18			$\checkmark$			
xxnFFA55H	CAN message status register 18	M_STAT18	R					
xxnFFA56H	CAN status set/clear register 18	SC_STAT18	W					0000H
xxnFFA64H	CAN message data length register 19	M_DLC19	R/W					Undefined
xxnFFA65H	CAN message control register 19	M_CTRL19						
xxnFFA66H	CAN message time stamp register 19	M_TIME19						
xxnFFA68H	CAN message data register 190	M_DATA190						
xxnFFA69H	CAN message data register 191	M_DATA191						
xxnFFA6AH	CAN message data register 192	M_DATA192			$\checkmark$			
xxnFFA6BH	CAN message data register 193	M_DATA193			$\checkmark$			
xxnFFA6CH	CAN message data register 194	M_DATA194						
xxnFFA6DH	CAN message data register 195	M_DATA195			$\checkmark$			
xxnFFA6EH	CAN message data register 196	M_DATA196			$\checkmark$			
xxnFFA6FH	CAN message data register 197	M_DATA197			$\checkmark$			
xxnFFA70H	CAN message ID register L19	M_IDL19						
xxnFFA72H	CAN message ID register H19	M_IDH19						
xxnFFA74H	CAN message configuration register 19	M_CONF19			$\checkmark$			
xxnFFA75H	CAN message status register 19	M_STAT19	R		$\checkmark$			
xxnFFA76H	CAN status set/clear register 19	SC_STAT19	W					0000H
xxnFFA84H	CAN message data length register 20	M_DLC20	R/W		$\checkmark$			Undefined
xxnFFA85H	CAN message control register 20	M_CTRL20			$\checkmark$			
xxnFFA86H	CAN message time stamp register 20	M_TIME20						
xxnFFA88H	CAN message data register 200	M_DATA200			$\checkmark$			
xxnFFA89H	CAN message data register 201	M_DATA201			$\checkmark$			
xxnFFA8AH	CAN message data register 202	M_DATA202			$\checkmark$			
xxnFFA8BH	CAN message data register 203	M_DATA203			$\checkmark$			
xxnFFA8CH	CAN message data register 204	M_DATA204			$\checkmark$			
xxnFFA8DH	CAN message data register 205	M_DATA205			$\checkmark$			
xxnFFA8EH	CAN message data register 206	M_DATA206			$\checkmark$			
xxnFFA8FH	CAN message data register 207	M_DATA207			$\checkmark$			
xxnFFA90H	CAN message ID register L20	M_IDL20				$\checkmark$		
xxnFFA92H	CAN message ID register H20	M_IDH20				$\checkmark$		
xxnFFA94H	CAN message configuration register 20	M_CONF20			$\checkmark$			
xxnFFA95H	CAN message status register 20	M_STAT20	R		$\checkmark$			

# (8/14)

								(9/14)
Address	Euroction Begister Name	Symbol	R/W		Bit Ur Manip	nits for ulatior	1	After Reset
,		C		1 Bit	8 Bits	16 Bits	32 Bits	/
xxnFFA96H	CAN status set/clear register 20	SC_STAT20	W					0000H
xxnFFAA4H	CAN message data length register 21	M_DLC21	R/W		$\checkmark$			Undefined
xxnFFAA5H	CAN message control register 21	M_CTRL21						
xxnFFAA6H	CAN message time stamp register 21	M_TIME21						
xxnFFAA8H	CAN message data register 210	M_DATA210		-	$\checkmark$			
xxnFFAA9H	CAN message data register 211	M_DATA211						
xxnFFAAAH	CAN message data register 212	M_DATA212		-	$\checkmark$			
xxnFFAABH	CAN message data register 213	M_DATA213						
xxnFFAACH	CAN message data register 214	M_DATA214		-	$\checkmark$			
xxnFFAADH	CAN message data register 215	M_DATA215						
xxnFFAAEH	CAN message data register 216	M_DATA216		-	$\checkmark$			
xxnFFAAFH	CAN message data register 217	M_DATA217			$\checkmark$			
xxnFFAB0H	CAN message ID register L21	M_IDL21		-				
xxnFFAB2H	CAN message ID register H21	M_IDH21						
xxnFFAB4H	CAN message configuration register 21	M_CONF21			$\checkmark$			
xxnFFAB5H	CAN message status register 21	M_STAT21	R		$\checkmark$			
xxnFFAB6H	CAN status set/clear register 21	SC_STAT21	W					0000H
xxnFFAC4H	CAN message data length register 22	M_DLC22	R/W					Undefined
xxnFFAC5H	CAN message control register 22	M_CTRL22		-	$\checkmark$			
xxnFFAC6H	CAN message time stamp register 22	M_TIME22						
xxnFFAC8H	CAN message data register 220	M_DATA220			$\checkmark$			
xxnFFAC9H	CAN message data register 221	M_DATA221						
xxnFFACAH	CAN message data register 222	M_DATA222			$\checkmark$			
xxnFFACBH	CAN message data register 223	M_DATA223			$\checkmark$			
xxnFFACCH	CAN message data register 224	M_DATA224						
xxnFFACDH	CAN message data register 225	M_DATA225						
xxnFFACEH	CAN message data register 226	M_DATA226						
xxnFFACFH	CAN message data register 227	M_DATA227						
xxnFFAD0H	CAN message ID register L22	M_IDL22						
xxnFFAD2H	CAN message ID register H22	M_IDH22						
xxnFFAD4H	CAN message configuration register 22	M_CONF22			$\checkmark$			
xxnFFAD5H	CAN message status register 22	M_STAT22	R					
xxnFFAD6H	CAN status set/clear register 22	SC_STAT22	W					0000H
xxnFFAE4H	CAN message data length register 23	M_DLC23	R/W		$\checkmark$			Undefined
xxnFFAE5H	CAN message control register 23	M_CTRL23		-				
xxnFFAE6H	CAN message time stamp register 23	M_TIME23						
xxnFFAE8H	CAN message data register 230	M_DATA230						
xxnFFAE9H	CAN message data register 231	M_DATA231	1		$\checkmark$			
xxnFFAEAH	CAN message data register 232	M_DATA232	1	<u> </u>	$\checkmark$	1		
xxnFFAEBH	CAN message data register 233	M_DATA233	1	<u> </u>	$\checkmark$			
xxnFFAECH	CAN message data register 234	M_DATA234	1		$\checkmark$			
xxnFFAEDH	CAN message data register 235	M_DATA235		-				

(1	0/1	4)
•		

Address	Function Register Name	Symbol	B/W/		Bit Ur Manip	its for ulatior	ı	After Beset
Address	r diction negister rame	Gymbol	10,00	1 Bit	8 Bits	16 Bits	32 Bits	And Heser
xxnFFAEEH	CAN message data register 236	M_DATA236	R/W					Undefined
xxnFFAEFH	CAN message data register 237	M_DATA237						
xxnFFAF0H	CAN message ID register L23	M_IDL23				$\checkmark$		
xxnFFAF2H	CAN message ID register H23	M_IDH23				$\checkmark$		
xxnFFAF4H	CAN message configuration register 23	M_CONF23			$\checkmark$			
xxnFFAF5H	CAN message status register 23	M_STAT23	R					
xxnFFAF6H	CAN status set/clear register 23	SC_STAT23	W			$\checkmark$		0000H
xxnFFB04H	CAN message data length register 24	M_DLC24	R/W					Undefined
xxnFFB05H	CAN message control register 24	M_CTRL24						
xxnFFB06H	CAN message time stamp register 24	M_TIME24				$\checkmark$		
xxnFFB08H	CAN message data register 240	M_DATA240			$\checkmark$			
xxnFFB09H	CAN message data register 241	M_DATA241						
xxnFFB0AH	CAN message data register 242	M_DATA242						
xxnFFB0BH	CAN message data register 243	M_DATA243			$\checkmark$			
xxnFFB0CH	CAN message data register 244	M_DATA244			$\checkmark$			
xxnFFB0DH	CAN message data register 245	M_DATA245						
xxnFFB0EH	CAN message data register 246	M_DATA246						
xxnFFB0FH	CAN message data register 247	M_DATA247						
xxnFFB10H	CAN message ID register L24	M_IDL24				$\checkmark$		
xxnFFB12H	CAN message ID register H24	M_IDH24				$\checkmark$		
xxnFFB14H	CAN message configuration register 24	M_CONF24						
xxnFFB15H	CAN message status register 24	M_STAT24	R					
xxnFFB16H	CAN status set/clear register 24	SC_STAT24	W			$\checkmark$		0000H
xxnFFB24H	CAN message data length register 25	M_DLC25	R/W					Undefined
xxnFFB25H	CAN message control register 25	M_CTRL25						
xxnFFB26H	CAN message time stamp register 25	M_TIME25				$\checkmark$		
xxnFFB28H	CAN message data register 250	M_DATA250			$\checkmark$			
xxnFFB29H	CAN message data register 251	M_DATA251						
xxnFFB2AH	CAN message data register 252	M_DATA252						
xxnFFB2BH	CAN message data register 253	M_DATA253						
xxnFFB2CH	CAN message data register 254	M_DATA254			$\checkmark$			
xxnFFB2DH	CAN message data register 255	M_DATA255			$\checkmark$			
xxnFFB2EH	CAN message data register 256	M_DATA256			$\checkmark$			
xxnFFB2FH	CAN message data register 257	M_DATA257			$\checkmark$			
xxnFFB30H	CAN message ID register L25	M_IDL25						
xxnFFB32H	CAN message ID register H25	M_IDH25				$\checkmark$		
xxnFFB34H	CAN message configuration register 25	M_CONF25			$\checkmark$			
xxnFFB35H	CAN message status register 25	M_STAT25	R		$\checkmark$			
xxnFFB36H	CAN status set/clear register 25	SC_STAT25	W			$\checkmark$		0000H
xxnFFB44H	CAN message data length register 26	M_DLC26	R/W		$\checkmark$			Undefined
xxnFFB45H	CAN message control register 26	M_CTRL26			$\checkmark$			
xxnFFB46H	CAN message time stamp register 26	M_TIME26						
xxnFFB48H	CAN message data register 260	M_DATA260	1		$\checkmark$			

(11/14)	
---------	--

Address	Function Register Name	Symbol	R/W		Bit Un Manip	nits for ulatior	1	After Reset
				1 Bit	8 Bits	16 Bits	32 Bits	
xxnFFB49H	CAN message data register 261	M_DATA261	R/W					Undefined
xxnFFB4AH	CAN message data register 262	M_DATA262						
xxnFFB4BH	CAN message data register 263	M_DATA263						
xxnFFB4CH	CAN message data register 264	M_DATA264						
xxnFFB4DH	CAN message data register 265	M_DATA265						
xxnFFB4EH	CAN message data register 266	M_DATA266						
xxnFFB4FH	CAN message data register 267	M_DATA267						
xxnFFB50H	CAN message ID register L26	M_IDL26						
xxnFFB52H	CAN message ID register H26	M_IDH26						
xxnFFB54H	CAN message configuration register 26	M_CONF26						
xxnFFB55H	CAN message status register 26	M_STAT26	R		$\checkmark$			
xxnFFB56H	CAN status set/clear register 26	SC_STAT26	W			$\checkmark$		0000H
xxnFFB64H	CAN message data length register 27	M_DLC27	R/W		$\checkmark$			Undefined
xxnFFB65H	CAN message control register 27	M_CTRL27			$\checkmark$			
xxnFFB66H	CAN message time stamp register 27	M_TIME27				$\checkmark$		
xxnFFB68H	CAN message data register 270	M_DATA270			$\checkmark$			
xxnFFB69H	CAN message data register 271	M_DATA271			$\checkmark$			
xxnFFB6AH	CAN message data register 272	M_DATA272			$\checkmark$			
xxnFFB6BH	CAN message data register 273	M_DATA273			$\checkmark$			
xxnFFB6CH	CAN message data register 274	M_DATA274						
xxnFFB6DH	CAN message data register 275	M_DATA275			$\checkmark$			
xxnFFB6EH	CAN message data register 276	M_DATA276			$\checkmark$			
xxnFFB6FH	CAN message data register 277	M_DATA277			$\checkmark$			
xxnFFB70H	CAN message ID register L27	M_IDL27				$\checkmark$		
xxnFFB72H	CAN message ID register H27	M_IDH27				$\checkmark$		
xxnFFB74H	CAN message configuration register 27	M_CONF27			$\checkmark$			
xxnFFB75H	CAN message status register 27	M_STAT27	R		$\checkmark$			
xxnFFB76H	CAN status set/clear register 27	SC_STAT27	W			$\checkmark$		0000H
xxnFFB84H	CAN message data length register 28	M_DLC28	R/W		$\checkmark$			Undefined
xxnFFB85H	CAN message control register 28	M_CTRL28			$\checkmark$			
xxnFFB86H	CAN message time stamp register 28	M_TIME28						
xxnFFB88H	CAN message data register 280	M_DATA280						
xxnFFB89H	CAN message data register 281	M_DATA281			$\checkmark$			
xxnFFB8AH	CAN message data register 282	M_DATA282			$\checkmark$			
xxnFFB8BH	CAN message data register 283	M_DATA283			$\checkmark$			
xxnFFB8CH	CAN message data register 284	M_DATA284			$\checkmark$			
xxnFFB8DH	CAN message data register 285	M_DATA285			$\checkmark$			
xxnFFB8EH	CAN message data register 286	M_DATA286			$\checkmark$			
xxnFFB8FH	CAN message data register 287	M_DATA287			$\checkmark$			
xxnFFB90H	CAN message ID register L28	M_IDL28						
xxnFFB92H	CAN message ID register H28	M_IDH28				$\checkmark$		
xxnFFB94H	CAN message configuration register 28	M_CONF28			$\checkmark$			

Address	Function Register Name	Symbol	R/W	Manipulation			1	After Reset
				1 Bit	8 Bits	16 Bits	32 Bits	
xxnFFB95H	CAN message status register 28	M_STAT28	R		$\checkmark$			Undefined
xxnFFB96H	CAN status set/clear register 28	SC_STAT28	W			$\checkmark$		0000H
xxnFFBA4H	CAN message data length register 29	M_DLC29	R/W					Undefined
xxnFFBA5H	CAN message control register 29	M_CTRL29						
xxnFFBA6H	CAN message time stamp register 29	M_TIME29				$\checkmark$		
xxnFFBA8H	CAN message data register 290	M_DATA290						
xxnFFBA9H	CAN message data register 291	M_DATA291						
xxnFFBAAH	CAN message data register 292	M_DATA292						
xxnFFBABH	CAN message data register 293	M_DATA293						
xxnFFBACH	CAN message data register 294	M_DATA294						
xxnFFBADH	CAN message data register 295	M_DATA295						
xxnFFBAEH	CAN message data register 296	M_DATA296						
xxnFFBAFH	CAN message data register 297	M_DATA297						
xxnFFBB0H	CAN message ID register L29	M_IDL29				$\checkmark$		
xxnFFBB2H	CAN message ID register H29	M_IDH29				$\checkmark$		
xxnFFBB4H	CAN message configuration register 29	M_CONF29						
xxnFFBB5H	CAN message status register 29	M_STAT29	R					
xxnFFBB6H	CAN status set/clear register 29	SC_STAT29	W			$\checkmark$		0000H
xxnFFBC4H	CAN message data length register 30	M_DLC30	R/W					Undefined
xxnFFBC5H	CAN message control register 30	M_CTRL30						
xxnFFBC6H	CAN message time stamp register 30	M_TIME30						
xxnFFBC8H	CAN message data register 300	M_DATA300						
xxnFFBC9H	CAN message data register 301	M_DATA301						
xxnFFBCAH	CAN message data register 302	M_DATA302						
xxnFFBCBH	CAN message data register 303	M_DATA303						
xxnFFBCCH	CAN message data register 304	M_DATA304						
xxnFFBCDH	CAN message data register 305	M_DATA305						
xxnFFBCEH	CAN message data register 306	M_DATA306						
xxnFFBCFH	CAN message data register 307	M_DATA307						
xxnFFBD0H	CAN message ID register L30	M_IDL30				$\checkmark$		
xxnFFBD2H	CAN message ID register H30	M_IDH30						
xxnFFBD4H	CAN message configuration register 30	M_CONF30						
xxnFFBD5H	CAN message status register 30	M_STAT30	R					
xxnFFBD6H	CAN status set/clear register 30	SC_STAT30	W					0000H
xxnFFBE4H	CAN message data length register 31	M_DLC31	R/W					Undefined
xxnFFBE5H	CAN message control register 31	M_CTRL31	1		$\checkmark$			
xxnFFBE6H	CAN message time stamp register 31	M_TIME31	1			$\checkmark$		
xxnFFBE8H	CAN message data register 310	M_DATA310			$\checkmark$			
xxnFFBE9H	CAN message data register 311	M_DATA311	1					

(12/14)

Bit Units for

 $\textbf{Remark} \quad n=3,\,7,\,B$ 

CAN message data register 312

CAN message data register 313

CAN message data register 314

xxnFFBEAH

xxnFFBEBH

xxnFFBECH

M\_DATA312

M\_DATA313

M\_DATA314

 $\sqrt{}$ 

 $\sqrt{}$ 

 $\sqrt{}$ 

(13/14)	)
---------	---

Address	Function Register Name	Symbol	B/M		Bit Ur Manip	nits for ulatior	ı	After Reset
Address		Symbol	n/ vv	1 Bit	8 Bits	16 Bits	32 Bits	Allel Hesel
xxnFFBEDH	CAN message data register 315	M_DATA315	R/W		$\checkmark$			Undefined
xxnFFBEEH	CAN message data register 316	M_DATA316						
xxnFFBEFH	CAN message data register 317	M_DATA317			$\checkmark$			
xxnFFBF0H	CAN message ID register L31	M_IDL31						
xxnFFBF2H	CAN message ID register H31	M_IDH31						
xxnFFBF4H	CAN message configuration register 31	M_CONF31			$\checkmark$			
xxnFFBF5H	CAN message status register 31	M_STAT31	R					
xxnFFBF6H	CAN status set/clear register 31	SC_STAT31	W			$\checkmark$		0000H
xxnFFC00H	CAN interrupt pending register	CCINTP	R			$\checkmark$		
xxnFFC02H	CAN global interrupt pending register	CGINTP	R/W			$\checkmark$		
xxnFFC04H	CAN1 interrupt pending register	C1INTP				$\checkmark$		
xxnFFC06H	CAN2 interrupt pending register <sup>Note</sup>	C2INTP				$\checkmark$		
xxnFFC0CH	CAN stop register	CSTOP				$\checkmark$		
xxnFFC10H	CAN global status register	CGST				$\checkmark$		0100H
xxnFFC12H	CAN global interrupt enable register	CGIE				$\checkmark$		0A00H
xxnFFC14H	CAN main clock selection register	CGCS				$\checkmark$		7F05H
xxnFFC18H	CAN time stamp count register	CGTSC	R			$\checkmark$		0000H
xxnFFC1AH	CAN message search start register	CGMSS	W			$\checkmark$		
	CAN message search result register	CGMSR	R		1			
xxnFFC40H	CAN1 address mask 0 register L	C1MASKL0	R/W			$\checkmark$		Undefined
xxnFFC42H	CAN1 address mask 0 register H	C1MASKH0				$\checkmark$		
xxnFFC44H	CAN1 address mask 1 register L	C1MASKL1				$\checkmark$		
xxnFFC46H	CAN1 address mask 1 register H	C1MASKH1				$\checkmark$		
xxnFFC48H	CAN1 address mask 2 register L	C1MASKL2				$\checkmark$		
xxnFFC4AH	CAN1 address mask 2 register H	C1MASKH2				$\checkmark$		
xxnFFC4CH	CAN1 address mask 3 register L	C1MASKL3				$\checkmark$		
xxnFFC4EH	CAN1 address mask 3 register H	C1MASKH3				$\checkmark$		
xxnFFC50H	CAN1 control register	C1CTRL				$\checkmark$		0101H
xxnFFC52H	CAN1 definition register	C1DEF				$\checkmark$		0000H
xxnFFC54H	CAN1 information register	C1LAST	R			$\checkmark$		00FFH
xxnFFC56H	CAN1 error count register	C1ERC						0000H
xxnFFC58H	CAN1 interrupt enable register	C1IE	R/W					0900H
xxnFFC5AH	CAN1 bus active register	C1BA	R					00FFH
xxnFFC5CH	CAN1 bit rate prescaler register	C1BRP	R/W			$\checkmark$		0000H
	CAN1 bus diagnostic information register	C1DINF	R					
xxnFFC5EH	CAN1 synchronization control register	C1SYNC	R/W					0218H
xxnFFC80H	CAN2 address mask 0 register L <sup>Note</sup>	C2MASKL0						Undefined
xxnFFC82H	CAN2 address mask 0 register H <sup>Note</sup>	C2MASKH0						
xxnFFC84H	CAN2 address mask 1 register L <sup>Note</sup>	C2MASKL1				$\checkmark$		
xxnFFC86H	CAN2 address mask 1 register H <sup>Note</sup>	C2MASKH1				$\checkmark$		
xxnFFC88H	CAN2 address mask 2 register L <sup>Note</sup>	C2MASKL2	1			$\checkmark$		

Note  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y only

(	14	/1	4)
•	• •	• •	• •

Address	Function Register Name	Svmbol	R/W		Bit Un Manip	After Reset		
		-,		1 Bit	8 Bits	16 Bits	32 Bits	
xxnFFC8AH	CAN2 address mask 2 register H <sup>Note</sup>	C2MASKH2	R/W			$\checkmark$		Undefined
xxnFFC8CH	CAN2 address mask 3 register L <sup>Note</sup>	C2MASKL3				$\checkmark$		
xxnFFC8EH	CAN2 address mask 3 register H <sup>Note</sup>	C2MASKH3				$\checkmark$		
xxnFFC90H	CAN2 control register <sup>Note</sup>	C2CTRL				$\checkmark$		0101H
xxnFFC92H	CAN2 definition register <sup>Note</sup>	C2DEF				$\checkmark$		0000H
xxnFFC94H	CAN2 information register <sup>Note</sup>	C2LAST	R			$\checkmark$		00FFH
xxnFFC96H	CAN2 error count register <sup>Note</sup>	C2ERC				$\checkmark$		0000H
xxnFFC98H	CAN2 interrupt enable register <sup>Note</sup>	C2IE	R/W			$\checkmark$		0900H
xxnFFC9AH	CAN2 bus active register <sup>Note</sup>	C2BA	R			$\checkmark$		00FFH
xxnFFC9CH	CAN2 bit rate prescaler register <sup>Note</sup>	C2BRP	R/W			$\checkmark$		0000H
	CAN2 bus diagnostic information register <sup>Note</sup>	C2DINF	R					
xxnFFC9EH	CAN2 synchronization control register <sup>Note</sup>	C2SYNC	R/W			$\checkmark$		0218H

**Note** μPD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y only

#### **18.4 Control Registers**

#### 18.4.1 CAN message data length registers 00 to 31 (M\_DLC00 to M\_DLC31)

The M\_DLCn register sets the byte count in the data field of CAN message buffer n (n = 00 to 31). When receiving, the receive data field's byte count is set (1).

These registers can be read/written in 8-bit units.

# Caution When the remote frame is received at the extended ID and is stored in the receive message buffer, the values of the DLC3 to DLC0 bits are cleared (0) regardless of the values of the DLC3 to DLC0 bits on the CAN bus.

	7	6	5	4	3	2	1	0	
M_DLCn	RFU <sup>Note</sup>	RFU <sup>Note</sup>	RFU <sup>№te</sup>	RFU <sup>№te</sup>	DLC3	DLC2	DLC1	DLC0	
(n = 00 to 3	1)								
	DLC3	DLC2	DLC1	DLC0	Data lengt	h code of tra	nsmit/receive	e message	
	0	0	0	0		0 by	/tes		
	0	0	0	1		1 b	yte		
	0	0	1	0	2 bytes				
	0	0	1	1	3 bytes				
	0	1	0	0		4 by	/tes		
	0	1	0	1		5 by	/tes		
	0	1	1	0		6 by	/tes		
	0	1	1	1		7 by	/tes		
	1	0	0	0		8 by	/tes		
	Other than	above			8 bytes rega	ardless of DL	C3 to DLC0	values	
					<b>.</b>				

Register Name	Address (m = 3, 7, B)	Register Name	Address (m = 3, 7, B)
M_DLC00	xxmFF804H	M_DLC16	xxmFFA04H
M_DLC01	xxmFF824H	M_DLC17	xxmFFA24H
M_DLC02	xxmFF844H	M_DLC18	xxmFFA44H
M_DLC03	xxmFF864H	M_DLC19	xxmFFA64H
M_DLC04	xxmFF884H	M_DLC20	xxmFFA84H
M_DLC05	xxmFF8A4H	M_DLC21	xxmFFAA4H
M_DLC06	xxmFF8C4H	M_DLC22	xxmFFAC4H
M_DLC07	xxmFF8E4H	M_DLC23	xxmFFAE4H
M_DLC08	xxmFF904H	M_DLC24	xxmFFB04H
M_DLC09	xxmFF924H	M_DLC25	xxmFFB24H
M_DLC10	xxmFF944H	M_DLC26	xxmFFB44H
M_DLC11	xxmFF964H	M_DLC27	xxmFFB64H
M_DLC12	xxmFF984H	M_DLC28	xxmFFB84H
M_DLC13	xxmFF9A4H	M_DLC29	xxmFFBA4H
M_DLC14	xxmFF9C4H	M_DLC30	xxmFFBC4H
M_DLC15	xxmFF9E4H	M_DLC31	xxmFFBE4H

Table 18-3.	Addresses of M	DLCn $(n = 00 \text{ to } 31)$

# 18.4.2 CAN message control registers 00 to 31 (M\_CTRL00 to M\_CTRL31)

The M\_CTRLn register is used to set the frame format of the data field in messages stored in CAN message buffer n (n = 00 to 31).

These registers can be read/written in 8-bit units.

	t: Undefined	ł	R/W	Address: S	See Table 18	3-4		
	7	6	5	4	3	2	1	0
M_CTRLn	RMDE1	RMDE0	ATS	IE	MOVR	RFU <sup>Notes 1, 2</sup>	RFU <sup>Notes 1, 3</sup>	RTR
(n = 00 to 31	1)							
	RMDE1	Specifie	es operation	n of DN flag <sup>.</sup> n	when remote nessage buff	e frame is rec er	eived by a t	ransmit
	0	DN flag no	t set when	remote fram	e is received	ł		
	1	DN flag se	t when rem	ote frame is	received			
	<ul> <li>When th</li> <li>If a remobeen se</li> </ul>	e RMDE1 bi ote frame is t, the CPU is	t is set, the received by not notified	setting of th the transm d, nor are otl	e RMDE0 bi it message b her operatior	t is irrelevant ouffer when t ns performed	t. he RMDE1 I	bit has not
	RMDE0	Specific	ation of set	/clear status	s of remote fr	ame auto ac	knowledge f	unction
	0	Remote fra	ame auto ac	cknowledge	function clea	ared		
	1	Remote fra	ame auto ad	cknowledge	function set			
	remote	frame), the F	RMDE0 bit	is processe	d as RMDE	0 = 0. This	prevents a v	vorst-case
	remote f scenaric of the sa	frame), the f (in which tra me remote f	RMDE0 bit ansmission irame).	is processe of a remote	d as RMDE( frame draws	0 = 0. This s a 100% bus	prevents a v s load due to	vorst-case
	remote f scenaric of the sa	frame), the F (in which tra time remote f	RMDE0 bit ansmission frame). pecifies wh	ether or not	d as RMDE0 frame draws to add a time	0 = 0. This s a 100% bus e stamp whe	prevents a v s load due to n transmittin	yorst-case preception
	remote f scenaric of the sa ATS 0	irame), the F o (in which tra ame remote f S Time stam	RMDE0 bit ansmission irame). pecifies whe p not addee	ether or not	d as RMDE0 frame draws to add a time smitting	0 = 0. This s a 100% bus e stamp whe	prevents a v s load due to n transmittin	yorst-case preception
	remote f scenaric of the sa ATS 0 1	irame), the F o (in which tra me remote f S Time stam Time stam	RMDE0 bit ansmission frame). pecifies wh p not addeo p added wh	ether or not d when transmit	d as RMDE0 frame draws to add a time smitting ting	0 = 0. This s a 100% bus e stamp whe	prevents a v s load due to n transmittin	g
	remote f scenaric of the sa ATS 0 1 • The ATS • When th the last counter bytes (w	frame), the F o (in which tra- tame remote f S Time stam Time stam Time stam S bit is used the ATS bit has two bytes an value is sen thich are defi	RMDE0 bit ansmission irame). pecifies whe p not added p added whe only for trans as been set e replaced l it to the bus ined as a data	ether or not d when trans hen transmit hsmit messa t (1) and the by a time sta s via the me ata field) are	d as RMDE( frame draws to add a time smitting ges. e data length amp (see <b>Ta</b> essage's SO e ignored.	D = 0. This is a 100% bus e stamp whe n code specif <b>ble 18-12</b> ). F. When th	prevents a v s load due to n transmittin ies at least The added ti is occurs, th	g two bytes, ime stamp le last two
	remote f scenario of the sa ATS 0 1 • The ATS • When the the last counter bytes (w Notes 1. 2. 3.	irame), the F o (in which tra- tame remote f S Time stam Time stam S bit is used the ATS bit has two bytes are value is sen thich are defind RFU (Res 0 when wr The value The value	RMDE0 bit ansmission irame). pecifies whe p not added p added wh only for trar as been set e replaced I it to the bus ined as a da erved for I iting the M of the r0 b	ether or not d when trans nen transmitt hsmit messa t (1) and the by a time sta s via the me ata field) are future Use 1_DLCn rego bit on the C	d as RMDE( frame draws to add a time smitting ges. e data length amp (see <b>Ta</b> essage's SO e ignored. e) indicates gister. CAN bus is s	<ul> <li>a) = 0. This particular is a 100% business a 100% business a 100% business a 100% business a code specification of the set of the set</li></ul>	prevents a v s load due to n transmittin fies at least The added ti is occurs, th bit. Be su eception. eception.	g two bytes, ime stamp le last two

IE	Specifies the enable/disable setting for interrupt requests
0	Interrupt requests disabled
1	Interrupt requests enabled
<ul> <li>An inter</li> <li>When</li> <li>When</li> <li>When</li> <li>When</li> <li>ackno</li> <li>An inter</li> <li>conditio</li> <li>When</li> <li>ackno</li> <li>An inter</li> <li>When</li> <li>ackno</li> </ul>	rupt request occurs when interrupts are enabled under the following conditions. a message is sent from the transmit message buffer a message is received by the receive message buffer a remote frame has been transmitted from the receive message buffer a remote frame is received by the transmit message buffer when the auto wledge function has not been set (RMDE0 bit = 0). rrupt request does not occur when an interrupt is enabled under the following ns. a remote frame is received by the transmit message buffer when the auto wledge function has been set (RMDE0 bit = 1) rupt request occurs even if the interrupt is disabled under the following conditions. a remote frame is received by the receive message buffer when the auto wledge function has not been set (RMDE0 bit = 1) rupt request occurs even if the interrupt is disabled under the following conditions. a remote frame is received by the receive message buffer when the auto wledge function has not been set (RMDE0 bit = 0).
MOVR	Message buffer overwrite
0	Overwrite does not occur after DN bit is cleared
1	Overwrite occurs at least once after DN bit is cleared

• An overwrite of the message buffer occurs when the CAN module writes new data to the message buffer or when the DN bit has already been set (1). The MOVR bit is updated each time new data is stored in the message buffer.

RTR	Specification of frame type
0	Data frame transmit/receive
1	Remote frame transmit/receive
<ul> <li>When the instead</li> </ul>	he RTR bit has been set (1) for a transmit message, a remote frame is transmitted of a data frame.

# Remark DN: Bit 2 of M\_STATm (see 18.4.7 CAN message status registers 00 to 31 (M\_STAT00 to M\_STAT31))

(2/2)

Register Name	Address (m = 3, 7, B)	Register Name	Address (m = 3, 7, B)
M_CTRL00	xxmFF805H	M_CTRL16	xxmFFA05H
M_CTRL01	xxmFF825H	M_CTRL17	xxmFFA25H
M_CTRL02	xxmFF845H	M_CTRL18	xxmFFA45H
M_CTRL03	xxmFF865H	M_CTRL19	xxmFFA65H
M_CTRL04	xxmFF885H	M_CTRL20	xxmFFA85H
M_CTRL05	xxmFF8A5H	M_CTRL21	xxmFFAA5H
M_CTRL06	xxmFF8C5H	M_CTRL22	xxmFFAC5H
M_CTRL07	xxmFF8E5H	M_CTRL23	xxmFFAE5H
M_CTRL08	xxmFF905H	M_CTRL24	xxmFFB05H
M_CTRL09	xxmFF925H	M_CTRL25	xxmFFB25H
M_CTRL10	xxmFF945H	M_CTRL26	xxmFFB45H
M_CTRL11	xxmFF965H	M_CTRL27	xxmFFB65H
M_CTRL12	xxmFF985H	M_CTRL28	xxmFFB85H
M_CTRL13	xxmFF9A5H	M_CTRL29	xxmFFBA5H
M_CTRL14	xxmFF9C5H	M_CTRL30	xxmFFBC5H
M_CTRL15	xxmFF9E5H	M_CTRL31	xxmFFBE5H

Table 18-4. Addresses of M\_CTRLn (n = 00 to 31)

#### 18.4.3 CAN message time stamp registers 00 to 31 (M\_TIME00 to M\_TIME31)

The M\_TIMEn register is the register where the time stamp counter value is written upon completion of data reception (n = 00 to 31).

These registers can be read/written in 16-bit units.

After re	set: L	Indefi	ned	R/	N	Addr	ess:	see T	able	18-5						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
M_TIMEn	TS	TS	TS	TS	ΤS	TS	TS	TS	TS	TS	TS	TS	TS	TS	TS	TS
(n = 00 to 31)	15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
	TS15	to ⊤S0	Cau	se in	lf in wh sta on reg me se ca or	e the t a new len a the r amp c ly wi gister essag tting, pture the v essag	v info data eceiv count hen e). T and d wh alue	tamp frame re me er va the l set this ti is th en th that i fer b	count tion i e or a essag lue) i MT2 to o me ta ne tin e SO s cap y the	ter va s sto remo s sto to M other ag is me st F is t otured CAN	lue. ored i ote fra ffer, a red ir iTO k than speci amp trans i whe mode	in the ame I a 16- o the oits o fied I cour mitte n dat ule.	e me has b bit til M_TI of th or by the nter v d to t ta is v	ssage een r me ta MEn e M_ 110 e tim value the C writte	e buf eceiv regis _CON (receive that that AN b n to t	fer red ter Fn ive mp is is is

Register Name	Address (m = 3, 7, B)	Register Name	Address (m = 3, 7, B)
M_TIME00	xxmFF806H	M_TIME16	xxmFFA06H
M_TIME01	xxmFF826H	M_TIME17	xxmFFA26H
M_TIME02	xxmFF846H	M_TIME18	xxmFFA46H
M_TIME03	xxmFF866H	M_TIME19	xxmFFA66H
M_TIME04	xxmFF886H	M_TIME20	xxmFFA86H
M_TIME05	xxmFF8A6H	M_TIME21	xxmFFAA6H
M_TIME06	xxmFF8C6H	M_TIME22	xxmFFAC6H
M_TIME07	xxmFF8E6H	M_TIME23	xxmFFAE6H
M_TIME08	xxmFF906H	M_TIME24	xxmFFB06H
M_TIME09	xxmFF926H	M_TIME25	xxmFFB26H
M_TIME10	xxmFF946H	M_TIME26	xxmFFB46H
M_TIME11	xxmFF966H	M_TIME27	xxmFFB66H
M_TIME12	xxmFF986H	M_TIME28	xxmFFB86H
M_TIME13	xxmFF9A6H	M_TIME29	xxmFFBA6H
M_TIME14	xxmFF9C6H	M_TIME30	xxmFFBC6H
M_TIME15	xxmFF9E6H	M_TIME31	xxmFFBE6H

Table 18-5.	Addresses	of M	TIMEn	(n = 00	to 31)
		····-		··· ••	

# 18.4.4 CAN message data registers n0 to n7 (M\_DATAn0 to M\_DATAn7)

The M\_DATAn0 to M\_DATAn7 registers are areas where up to 8 bytes of transmit or receive data is stored. These registers can be read/written in 8-bit units.

**Remark** n = 00 to 31, x = 0 to 7

	7	6	5	4	3	2	1	0
M_DATAn0	D0_7	D0_6	D0_5	D0_4	D0_3	D0_2	D0_1	D0_
(n = 00 to 31)	7	6	5	4	3	2	1	0
M_DATAn1	D1_7	D1_6	D1_5	D1_4	D1_3	D1_2	D1_1	D1_
(n = 00 to 31)	7	6	5	4	3	2	1	0
M_DATAn2	D2_7	D2_6	D2_5	D2_4	D2_3	D2_2	D2_1	D2_
(n = 00 to 31)	7	6	5	4	3	2	1	0
M_DATAn3	D3_7	D3_6	D3_5	D3_4	D3_3	D3_2	D3_1	D3_
(n = 00 to 31)	7	6	5	4	3	2	1	0
M_DATAn4	D4_7	D4_6	D4_5	D4_4	D4_3	D4_2	D4_1	D4_
(n = 00 to 31)	7	6	5	4	3	2	1	0
M_DATAn5	D5_7	D5_6	D5_5	D5_4	D5_3	D5_2	D5_1	D5_
(n = 00 to 31)	7	6	5	4	3	2	1	0
M_DATAn6	D6_7	D6_6	D6_5	D6_4	D6_3	D6_2	D6_1	D6_
(n = 00 to 31)	7	6	5	4	3	2	1	0
M_DATAn7	D7_7	D7_6	D7_5	D7_4	D7_3	D7_2	D7_1	D7_
		1110000 1110						
	IM_DATANO to M_DATAn7 (n = 00 to 31)	Cautions	<ol> <li>The M that I transm define registe</li> <li>When and t M_DLU that a</li> </ol>	_DATAn0 nold the nitting da d by the er are tran the ATS I he value Cn registe re transm	to M_DAT receive a ta, only DLC3 to smitted to oit of the of the D r is 2 byte nitted norn	Ar Ind the DL th M_ DLC es o ma	n7 regis I transı ∍ numl ₋C0 bits e CAN I CTRLn CTRLn CTRLn CTRLn CTRLn CTRLn CTRLn	n7 registers are th transmit data. number of me C0 bits of the f e CAN bus. CTRLn register is 3 to DLC0 bits or higher, the last llv on the CAN

Table 18-6.	Addresses of M	_DATAnx (n = 00	to 31, x = 0 to 7)
-------------	----------------	-----------------	--------------------

-		-						
Register	M_DATAn0	M_DATAn1	M_DATAn2	M_DATAn3	M_DATAn4	M_DATAn5	M_DATAn6	M_DATAn7
n	(m = 3, 7, B)							
00	xxmFF808H	xxmFF809H	xxmFF80AH	xxmFF80BH	xxmFF80CH	xxmFF80DH	xxmFF80EH	xxmFF80FH
01	xxmFF828H	xxmFF829H	xxmFF82AH	xxmFF82BH	xxmFF82CH	xxmFF82DH	xxmFF82EH	xxmFF82FH
02	xxmFF848H	xxmFF849H	xxmFF84AH	xxmFF84BH	xxmFF84CH	xxmFF84DH	xxmFF84EH	xxmFF84FH
03	xxmFF868H	xxmFF869H	xxmFF86AH	xxmFF86BH	xxmFF86CH	xxmFF86DH	xxmFF86EH	xxmFF86FH
04	xxmFF888H	xxmFF889H	xxmFF88AH	xxmFF88BH	xxmFF88CH	xxmFF88DH	xxmFF88EH	xxmFF88FH
05	xxmFF8A8H	xxmFF8A9H	xxmFF8AAH	xxmFF8ABH	xxmFF8ACH	xxmFF8ADH	xxmFF8AEH	xxmFF8AFH
06	xxmFF8C8H	xxmFF8C9H	xxmFF8CAH	xxmFF8CBH	xxmFF8CCH	xxmFF8CDH	xxmFF8CEH	xxmFF8CFH
07	xxmFF8E8H	xxmFF8E9H	xxmFF8EAH	xxmFF8EBH	xxmFF8ECH	xxmFF8EDH	xxmFF8EEH	xxmFF8EFH
08	xxmFF908H	xxmFF909H	xxmFF90AH	xxmFF90BH	xxmFF90CH	xxmFF90DH	xxmFF90EH	xxmFF90FH
09	xxmFF928H	xxmFF929H	xxmFF92AH	xxmFF92BH	xxmFF92CH	xxmFF92DH	xxmFF92EH	xxmFF92FH
10	xxmFF948H	xxmFF949H	xxmFF94AH	xxmFF94BH	xxmFF94CH	xxmFF94DH	xxmFF94EH	xxmFF94FH
11	xxmFF968H	xxmFF969H	xxmFF96AH	xxmFF96BH	xxmFF96CH	xxmFF96DH	xxmFF96EH	xxmFF96FH
12	xxmFF988H	xxmFF989H	xxmFF98AH	xxmFF98BH	xxmFF98CH	xxmFF98DH	xxmFF98EH	xxmFF98FH
13	xxmFF9A8H	xxmFF9A9H	xxmFF9AAH	xxmFF9ABH	xxmFF9ACH	xxmFF9ADH	xxmFF9AEH	xxmFF9AFH
14	xxmFF9C8H	xxmFF9C9H	xxmFF9CAH	xxmFF9CBH	xxmFF9CCH	xxmFF9CDH	xxmFF9CEH	xxmFF9CFH
15	xxmFF9E8H	xxmFF9E9H	xxmFF9EAH	xxmFF9EBH	xxmFF9ECH	xxmFF9EDH	xxmFF9EEH	xxmFF9EFH
16	xxmFFA08H	xxmFFA09H	xxmFFA0AH	xxmFFA0BH	xxmFFA0CH	xxmFFA0DH	xxmFFA0EH	xxmFFA0FH
17	xxmFFA28H	xxmFFA29H	xxmFFA2AH	xxmFFA2BH	xxmFFA2CH	xxmFFA2DH	xxmFFA2EH	xxmFFA2FH
18	xxmFFA48H	xxmFFA49H	xxmFFA4AH	xxmFFA4BH	xxmFFA4CH	xxmFFA4DH	xxmFFA4EH	xxmFFA4FH
19	xxmFFA68H	xxmFFA69H	xxmFFA6AH	xxmFFA6BH	xxmFFA6CH	xxmFFA6DH	xxmFFA6EH	xxmFFA6FH
20	xxmFFA88H	xxmFFA89H	xxmFFA8AH	xxmFFA8BH	xxmFFA8CH	xxmFFA8DH	xxmFFA8EH	xxmFFA8FH
21	xxmFFAA8H	xxmFFAA9H	xxmFFAAAH	xxmFFAABH	xxmFFAACH	xxmFFAADH	xxmFFAAEH	xxmFFAAFH
22	xxmFFAC8H	xxmFFAC9H	xxmFFACAH	xxmFFACBH	xxmFFACCH	xxmFFACDH	xxmFFACEH	xxmFFACFH
23	xxmFFAE8H	xxmFFAE9H	xxmFFAEAH	xxmFFAEBH	xxmFFAECH	xxmFFAEDH	xxmFFAEEH	xxmFFAEFH
24	xxmFFB08H	xxmFFB09H	xxmFFB0AH	xxmFFB0BH	xxmFFB0CH	xxmFFB0DH	xxmFFB0EH	xxmFFB0FH
25	xxmFFB28H	xxmFFB29H	xxmFFB2AH	xxmFFB2BH	xxmFFB2CH	xxmFFB2DH	xxmFFB2EH	xxmFFB2FH
26	xxmFFB48H	xxmFFB49H	xxmFFB4AH	xxmFFB4BH	xxmFFB4CH	xxmFFB4DH	xxmFFB4EH	xxmFFB4FH
27	xxmFFB68H	xxmFFB69H	xxmFFB6AH	xxmFFB6BH	xxmFFB6CH	xxmFFB6DH	xxmFFB6EH	xxmFFB6FH
28	xxmFFB88H	xxmFFB89H	xxmFFB8AH	xxmFFB8BH	xxmFFB8CH	xxmFFB8DH	xxmFFB8EH	xxmFFB8FH
29	xxmFFBA8H	xxmFFBA9H	xxmFFBAAH	xxmFFBABH	xxmFFBACH	xxmFFBADH	xxmFFBAEH	xxmFFBAFH
30	xxmFFBC8H	xxmFFBC9H	xxmFFBCAH	xxmFFBCBH	xxmFFBCCH	xxmFFBCDH	xxmFFBCEH	xxmFFBCFH
31	xxmFFBE8H	xxmFFBE9H	xxmFFBEAH	xxmFFBEBH	xxmFFBECH	xxmFFBEDH	xxmFFBEEH	xxmFFBEFH

## 18.4.5 CAN message ID registers L00 to L31 and H00 to H31 (M\_IDL00 to M\_IDL31 and M\_IDH00 to M\_IDH31)

The M\_IDLn and M\_IDHn registers are areas used to set identifiers (n = 00 to 31).

These registers can be read/written in 16-bit units.

When in standard format mode, any data can be stored in the following areas.

ID17 to ID10: First byte of receive data<sup>Note</sup> is stored.

ID9 to ID2: Second byte of receive data<sup>Note</sup> is stored.

ID1, ID0: Third byte (higher two bits) of receive data<sup>Note</sup> is stored.

#### Note See 18.4.4 CAN message data registers n0 to n7 (M\_DATAn0 to M\_DATAn7).

After reset:	Unde	fined			R/W	Þ	ddres	s: Se	e <b>Tab</b> l	le 18-7	7					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
M_IDHn (n = 00 to 31)	IDE	0	0	ID 28	ID 27	ID 26	ID 25	ID 24	ID 23	ID 22	ID 21	ID 20	ID 19	ID 18	ID 17	ID 16
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
M_IDLn (n = 00 to 31)	ID 15	ID 14	ID 13	ID 12	ID 11	ID 10	ID 9	ID 8	ID 7	ID 6	ID 5	ID 4	ID 3	ID 2	ID 1	ID 0
IDE Specification of format setting mode																
	(	)	Stan	Standard format mode (ID28 to ID18: 11 bits)												
		1	Exte	Extended format mode (ID28 to ID0: 29 bits)												

Register Name	Address (m = 3, 7, B)	Register Name	Address (m = 3, 7, B)
M_IDL00	xxmFF810H	M_IDL16	xxmFFA10H
M_IDH00	xxmFF812H	M_IDH16	xxmFFA12H
M_IDL01	xxmFF830H	M_IDL17	xxmFFA30H
M_IDH01	xxmFF832H	M_IDH17	xxmFFA32H
M_IDL02	xxmFF850H	M_IDL18	xxmFFA50H
M_IDH02	xxmFF852H	M_IDH18	xxmFFA52H
M_IDL03	xxmFF870H	M_IDL19	xxmFFA70H
M_IDH03	xxmFF872H	M_IDH19	xxmFFA72H
M_IDL04	xxmFF890H	M_IDL20	xxmFFA90H
M_IDH04	xxmFF892H	M_IDH20	xxmFFA92H
M_IDL05	xxmFF8B0H	M_IDL21	xxmFFAB0H
M_IDH05	xxmFF8B2H	M_IDH21	xxmFFAB2H
M_IDL06	xxmFF8D0H	M_IDL22	xxmFFAD0H
M_IDH06	xxmFF8D2H	M_IDH22	xxmFFAD2H
M_IDL07	xxmFF8F0H	M_IDL23	xxmFFAF0H
M_IDH07	xxmFF8F2H	M_IDH23	xxmFFAF2H
M_IDL08	xxmFF910H	M_IDL24	xxmFFB10H
M_IDH08	xxmFF912H	M_IDH24	xxmFFB12H
M_IDL09	xxmFF930H	M_IDL25	xxmFFB30H
M_IDH09	xxmFF932H	M_IDH25	xxmFFB32H
M_IDL10	xxmFF950H	M_IDL26	xxmFFB50H
M_IDH10	xxmFF952H	M_IDH26	xxmFFB52H
M_IDL11	xxmFF970H	M_IDL27	xxmFFB70H
M_IDH11	xxmFF972H	M_IDH27	xxmFFB72H
M_IDL12	xxmFF990H	M_IDL28	xxmFFB90H
M_IDH12	xxmFF992H	M_IDH28	xxmFFB92H
M_IDL13	xxmFF9B0H	M_IDL29	xxmFFBB0H
M_IDH13	xxmFF9B2H	M_IDH29	xxmFFBB2H
M_IDL14	xxmFF9D0H	M_IDL30	xxmFFBD0H
M_IDH14	xxmFF9D2H	M_IDH30	xxmFFBD2H
M_IDL15	xxmFF9F0H	M_IDL31	xxmFFBF0H
M_IDH15	xxmFF9F2H	M_IDH31	xxmFFBF2H

Table 18-7. Addresses of M\_IDLn and M\_IDHn (n = 00 to 31)
# 18.4.6 CAN message configuration registers 00 to 31 (M\_CONF00 to M\_CONF31)

The M\_CONFn register is used to specify the message buffer type and mask setting (n = 00 to 31). These registers can be read/written in 8-bit units.

	7	6	5	4	3	2	1	0
M_CONFn	0	0	MT2	MT1	MT0	MA2	MA1	MA0
n = 00 to 31)		1	1					1
	MT2	MT1	MTO	Speci	fication of m	essage type	and mask s	setting
	0	0	0	Transmit n	nessage			
	0	0	1	Receive m	essage (no	mask setting	g)	
	0	1	0	Receive m	essage (ma	sk 0 is set)		
	0	1	1	Receive m	essage (ma	sk 1 is set)		
	1	0	0	Receive m	essage (ma	sk 2 is set)		
	1	0	1	Receive m	essage (ma	sk 3 is set)		
	1	1	0	Setting pro	hibited			
	1	1	1	Receive m	essage (use	ed in diagno	stic processi	ing mode)
	received • St • Id	are stored torage to oth entifier type	regardless on ner message (standard for remote fran	of the followin bother rame or exter ne	g conditions	ie. In Suci	i cases, all	messages
	• Da	ata frame oi						
	• Da	ata frame oi						
]	• D; MA2	MA1	MA0	N	essage buff	er's address	s specificatio	on
[	• Di MA2 0	MA1 0	MA0 0	N Message b	essage buff buffer is not	er's address used	s specificatio	on
	• Da MA2 0 0	MA1 0 0	MA0 0 1	Message b Used as m	essage buff ouffer is not essage buff	er's address used er of CAN m	s specificatio	on
	• D; MA2 0 0 0	MA1 0 0 1	MA0 0 1 0	Message b Used as m Used as m	lessage buff puffer is not essage buff essage buff	er's address used er of CAN m er of CAN m	s specification nodule 1 nodule 2 <sup>Note</sup>	on
	• Di MA2 0 0 0 0 0	MA1 0 0 1 her than abo	MA0 0 1 0 0	Message b Used as m Used as m Setting pro	essage buff uffer is not essage buff essage buff hibited	ier's address used er of CAN m er of CAN m	s specification nodule 1 nodule 2 <sup>Note</sup>	n

Register Name	Address (m = 3, 7, B)	Register Name	Address (m = 3, 7, B)
M_CONF00	xxmFF814H	M_CONF16	xxmFFA14H
M_CONF01	xxmFF834H	M_CONF17	xxmFFA34H
M_CONF02	xxmFF854H	M_CONF18	xxmFFA54H
M_CONF03	xxmFF874H	M_CONF19	xxmFFA74H
M_CONF04	xxmFF894H	M_CONF20	xxmFFA94H
M_CONF05	xxmFF8B4H	M_CONF21	xxmFFAB4H
M_CONF06	xxmFF8D4H	M_CONF22	xxmFFAD4H
M_CONF07	xxmFF8F4H	M_CONF23	xxmFFAF4H
M_CONF08	xxmFF914H	M_CONF24	xxmFFB14H
M_CONF09	xxmFF934H	M_CONF25	xxmFFB34H
M_CONF10	xxmFF954H	M_CONF26	xxmFFB54H
M_CONF11	xxmFF974H	M_CONF27	xxmFFB74H
M_CONF12	xxmFF994H	M_CONF28	xxmFFB94H
M_CONF13	xxmFF9B4H	M_CONF29	xxmFFBB4H
M_CONF14	xxmFF9D4H	M_CONF30	xxmFFBD4H
M_CONF15	xxmFF9F4H	M_CONF31	xxmFFBF4H

# Table 18-8. Addresses of M\_CONFn (n = 00 to 31)

## 18.4.7 CAN message status registers 00 to 31 (M\_STAT00 to M\_STAT31)

The M\_STATn register indicates the transmit/receive status information of each message buffer (n = 00 to 31). These registers are read-only, in 8-bit units.

# Cautions 1. Writing directly to the M\_STATn register cannot be performed. Writing must be performed using CAN status set/clear register n (SC\_STATn).

2. Messages are transmitted only when the M\_STATn register's TRQ and RDY bits have been set (1).

Alter reser	t: Undefined	ł	R	Address:	See Table 18	-9		
	7	6	5	4	3	2	1	0
M_STATn	0	0	0	0	RFU <sup>Note 1</sup>	DN	TRQ	RDY <sup>Note 2</sup>
(n = 00 to 31	)							
	DN			Me	ssage update	flag		
	0	No messa	ge was rece	eived after D	N bit was cle	ared		
	1	At least or	ne message	was receiv	ed after DN b	it was cleare	ed	
	<ul> <li>When the message automat</li> <li>When a (1), an o</li> </ul>	e DN bit has e buffer has ically cleare frame is aga verwrite cor	s been set (1 received a r d (0). ain received adition occur	1) by the tra remote fram in the mess rs and the M	nsmit messa e. When this age buffer fo I_CTRLn regi	ge buffer, it s message is or which the ister's MOV	indicates that s sent, the D DN bit has t R bit is set (	at the DN bit is been set 1).
	TRQ			Tra	nsmit request	t flag		
	0	Message	transmission	n prohibited				
	1	Message	transmissior	n enabled				
	<ul> <li>A transm</li> <li>A remote to 1.</li> </ul>	e frame is ti	ansmitted to	o the receiv	e message b	uffer in which	ch the TRQ	bit is set
	RDY			Me	ssage ready	flag		
	0	Message	s not ready					
	1	Message	s ready					
	A receiv	e operation	is performed	d only for a	message buf	fer in which	the RDY bi	t is set to 1

Register Name	Address (m = 3, 7, B)	Register Name	Address (m = 3, 7, B)
M_STAT00	xxmFF815H	M_STAT16	xxmFFA15H
M_STAT01	xxmFF835H	M_STAT17	xxmFFA35H
M_STAT02	xxmFF855H	M_STAT18	xxmFFA55H
M_STAT03	xxmFF875H	M_STAT19	xxmFFA75H
M_STAT04	xxmFF895H	M_STAT20	xxmFFA95H
M_STAT05	xxmFF8B5H	M_STAT21	xxmFFAB5H
M_STAT06	xxmFF8D5H	M_STAT22	xxmFFAD5H
M_STAT07	xxmFF8F5H	M_STAT23	xxmFFAF5H
M_STAT08	xxmFF915H	M_STAT24	xxmFFB15H
M_STAT09	xxmFF935H	M_STAT25	xxmFFB35H
M_STAT10	xxmFF955H	M_STAT26	xxmFFB55H
M_STAT11	xxmFF975H	M_STAT27	xxmFFB75H
M_STAT12	xxmFF995H	M_STAT28	xxmFFB95H
M_STAT13	xxmFF9B5H	M_STAT29	xxmFFBB5H
M_STAT14	xxmFF9D5H	M_STAT30	xxmFFBD5H
M_STAT15	xxmFF9F5H	M_STAT31	xxmFFBF5H

Table 18-9. Addresses of M_STATn (n = 00 to 3)	of M_STATn (n = 00 to 31)
--	---------------------------

## 18.4.8 CAN status set/clear registers 00 to 31 (SC\_STAT00 to SC\_STAT31)

The SC\_STATn register is used to set/clear the transmit/receive status information (n = 00 to 31). These registers are write-only, in 16-bit units.

71101 1000	15	14	10	10	11	10	0	0			
	15	14	13	12	11	10	9	8			
SC_STATn	0	0	0	0	0	set DN	set TRQ	set RDY			
(n = 00 to 3	1)										
	7	6	5	4	3	2	1	0			
	0	0	0	0	0	clear DN	clear TRQ	clear RDY			
	set DN	clear DN		М	essage upd	ate flag setti	ng				
	0	1	Clear (Clea	ar DN bit)							
	1	0	0 Set (Set DN bit)								
	Other th	an above	n above No change in DN bit value								
	set TRQ	clear TRQ		Tr	ansmit requ	est flag setti	ng				
	0	1	Clear (Clea	Clear (Clear TRQ bit)							
	1	0	Set (Set TRQ bit)								
	Other th	an above	No change in TRQ bit value								
	set RDY	clear RDY		N	lessage rea	dy flag settir	ng				
	0	1	Clear (Clea	ar RDY bit)							
	1	0	Set (Set R	DY bit)							
	Other th	an above	No change	e in RDY bit	value						
	Remark	DN: Bit :	2 of CAN m	nessage sta	atus registe	er n (M_ST	ATn)				

Register name	Address (m = 3, 7, B)	Register name	Address (m = 3, 7, B)
SC_STAT00	xxmFF816H	SC_STAT16	xxmFFA16H
SC_STAT01	xxmFF836H	SC_STAT17	xxmFFA36H
SC_STAT02	xxmFF856H	SC_STAT18	xxmFFA56H
SC_STAT03	xxmFF876H	SC_STAT19	xxmFFA76H
SC_STAT04	xxmFF896H	SC_STAT20	xxmFFA96H
SC_STAT05	xxmFF8B6H	SC_STAT21	xxmFFAB6H
SC_STAT06	xxmFF8D6H	SC_STAT22	xxmFFAD6H
SC_STAT07	xxmFF8F6H	SC_STAT23	xxmFFAF6H
SC_STAT08	xxmFF916H	SC_STAT24	xxmFFB16H
SC_STAT09	xxmFF936H	SC_STAT25	xxmFFB36H
SC_STAT10	xxmFF956H	SC_STAT26	xxmFFB56H
SC_STAT11	xxmFF976H	SC_STAT27	xxmFFB76H
SC_STAT12	xxmFF996H	SC_STAT28	xxmFFB96H
SC_STAT13	xxmFF9B6H	SC_STAT29	xxmFFBB6H
SC_STAT14	xxmFF9D6H	SC_STAT30	xxmFFBD6H
SC_STAT15	xxmFF9F6H	SC_STAT31	xxmFFBF6H

Table 18-10. Addresses of SC\_STATn (n = 00 to 31)

# 18.4.9 CAN interrupt pending register (CCINTP)

The CCINTP register is used to confirm the pending status of various interrupts.

This register is read-only, in 16-bit units.

After rese	t. 0000H		B	Address	· xxmFFC0	0H (m = 3, 7	B)	
	15	14	13	12	11	10	, <u>_</u> ) 9	8
CCINTP	0	INTMAC	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	CAN2ERR	CAN2REC	CAN2TRX	CAN1ERR	CAN1REC	CAN1TRX
	INTMAC		Pending s	tatus of MAC	C error <sup>№™™</sup> in	terrupts (GIN	NT3 to GINT	1)
	0	Not pe	ending					
	1	Pendi	ng					
	CAN2ERR <sup>№</sup>	<sup>ote 2</sup> F	Pending statu	us of CAN2 a	access error	interrupt (C2	2INT6 to C2I	NT2)
	0	Not pe	ending					
	1	Pendi	ng					
	CAN2REC <sup>™</sup>	ote 2	Pending st	atus of CAN	2 receive co	mpletion inte	errupt (C2IN	T1)
	0	Not pe	ending					
	1	Pendi	ng					
	CAN2TRX <sup>N</sup>	te 2	Pending sta	atus of CAN2	2 transmit co	mpletion inte	errupt (C2IN	Т0)
	0	Not pe	ending					
	1	Pendi	ng					
	CANIER		ending stati	us of CAN1 a	access error	interrupt (C1	IIN 16 to C1	N12)
	0	Not pe	enaing					
	I	Fenul	ng					
	CAN1RE		Pending st	atus of CAN	1 receive co	mpletion inte	errupt (C1IN	Γ1)
	0	Not pe	ending					
	1	Pendi	ng					
	CAN1TR	<	Pending sta	atus of CAN <sup>-</sup>	I transmit co	mpletion inte	errupt (C1IN	Т0)
	0	Not pe	ending			-		
	1	Pendi	ng					
Notes 1.	MAC (Mem	ory Acce	ss Control)	errors are	errors the	it are set o	only when	an interrupt source
2.	μPD70307	6AY, 7030	79AY, 703	079Y, 70F3	Borgay, ar	nd 70F3079	Y only	
		,	,	,	,		,	
Remark	GINT3 to G CnINT6 to	INT1: Bits CnINT0 (n	s 3 to 1 of th i = 1, 2): Bi	he CAN glo its 6 to 0 of	bal interru the CANn	ot pending interrupt pe	register (C ending regi	GINTP) ster (CnINTP)

#### 18.4.10 CAN global interrupt pending register (CGINTP)

The CGINTP register is used to confirm the pending status of MAC access error interrupts. This register can be read/written in 16-bit or 8-bit units.

- Cautions 1. When "1" is written to a bit in the CGINTP register, that bit is cleared (0). When "0" is written to it, the bit's value does not change.
  - 2. An interrupt occurs when the corresponding interrupt request is enabled and when no interrupt pending bit has been set (1) for a new interrupt. The timing of setting the interrupt pending bit (1) is controlled by an interrupt service routine. The earlier that the interrupt service routine clears the interrupt pending bit (0), the more quickly the interrupt occurs without losing any new interrupts of the same type. The interrupt pending bit can be set (1) only when the interrupt enable bit has been set (1). However, the interrupt pending bit is not automatically cleared (0) just because the interrupt enable bit has been cleared (0).

Use software processing to clear the interrupt pending bit (0).

**Remark** For details of invalid write access error interrupts and unavailable memory address access error interrupts, see **18.15.2** Interrupts that occur for global CAN interface.

After rese	t: 0000H		R/W	Address: >	xmFFC02H	(m = 3, 7, B	)				
	15	14	13	12	11	10	9	8			
CGINTP	0	0	0	0	0	0	0	0			
	7	6	5	4	3	2	1	0			
	0	0	0	0	GINT3	GINT2	GINT1	0			
		•									
	GINT3			Pending st	atus of wake	up interrupt					
			(from CAN	I sleep mode	with clock s	upply to FCA	AN stopped)				
	0	Not pendir	ng								
	1	Pending									
		•									
	GINT2		Pending status of invalid write access error interrupt								
	0	Not pendi	ng								
	1	Pending									
	GINT1	Pen	ding status	of unavailab	le memory a	ddress acce	ess error inte	rrupt			
	0	Not pendir	ng								
	1	Pending									

#### 18.4.11 CANn interrupt pending register (CnINTP)

The CnINTP register is used to confirm the pending status of interrupts issued to the CAN.

This register can be read/written in 16-bit or 8-bit units.

The CAN2 interrupt pending register (C2INTP) is valid only in models  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y.

- Cautions 1. When "1" is written to a bit in the CnINTP register, that bit is cleared (0). When "0" is written to it, the bit's value does not change.
  - An interrupt occurs when the corresponding interrupt request is enabled and when no interrupt pending bit has been set (1) for a new interrupt.
     The timing of setting the interrupt pending bit (1) is controlled by an interrupt service routine.
     The earlier that the interrupt service routine clears the interrupt pending bit (0), the more quickly the interrupt occurs without losing any new interrupts of the same type.
    - The interrupt pending bit can be set (1) only when the interrupt ready bit has been set (1). However, the interrupt pending bit is not automatically cleared (0) just because the interrupt enable bit has been cleared (0). Use software processing to clear the interrupt pending bit (0).

**Remark** n = 1, 2

After rese	t: 0000H		R/W	Addresses:	C1INTP: xx C2INTP: xx	xmFFC04H xmFFC06H	(m = 3, 7, B) (m = 3, 7, B)	1					
	15	14	13	12	11	10	9	8					
CnINTP	0	0	0	0	0	0	0	0					
(n = 1, 2)	7	6	5	4	3	2	1	0					
	0	CnINT6	CnINT5	CnINT4	CnINT3	CnINT2	CnINT1	CnINT0					
	r												
	CnINT6			Pending stat	us of CAN e	error interrup	t						
	0	Not pendir	ng										
	1	Pending											
	CnINT5		Pe	ending status	of CAN bus	error interr	upt						
	0	Not pendir	Not pending										
	1	Pending											
			Pending status of wakeup interrupt (from CAN sleep mode)										
	CnINT4		Pending sta	atus of wake	up interrupt	(from CAN s	sleep mode)						
	0	Not pendir	ng										
	1	Pending											
	CnINT3		Pendina sta	tus of CAN u	eceive error	r nassive sta	itus interrunt						
	0	Not pending											
	1	Pending	19										
		1 chung											
	CnINT2	Pend	ing status o	f CAN transr	nit error pas	sive or bus o	off status inte	errupt					
	0	Not pendir	ng										
	1	Pending											
	CnINT1		Pendin	g status of C	AN receive	completion i	nterrupt						
	0	Not pendir	ng										
	1	Pending											
	-												
	CnINT0		Pendin	g status of C	AN transmit	completion	interrupt						
	0	Not pendir	ng										
	1	Pending											

#### 18.4.12 CAN stop register (CSTOP)

The CSTOP register controls clock supply to the entire CAN system. This register can be read/written in 16-bit units.

## Cautions 1. Be sure to set the CSTP bit (1) if the FCAN function will not be used.

- 2. When the CSTP bit is set (1), access to FCAN registers other than the CSTOP register is prohibited. Access to FCAN (other than the CSTOP register) is possible only when the CSTP bit is not set (1).
- 3. When a change occurs on the CAN bus via a CSTP setting while the clock supply to the CPU or peripheral functions is stopped, the CPU can be woken up.
- 4. If the CAN main clock (fMEM1) is stopped in other than CAN sleep mode, first set the CAN module to initial mode (INIT bit of CnCTRL register = 1), clear (0) the GOM bit of the CGST register, and then set (1) the CSTP bit.

After reset:	0000H	ł			R/W	А	ddres	s: xxr	nFFC	DCH (r	m = 3,	7, B)				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
CSTOP	CSTP	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	CS	TP					Cor	ntrols	clock s	supply	to FC	AN				
	0		FCA	N in o	peratio	on (clo	ock su	pplied	to FC	AN blo	ocks)					
	1		FCA	N is s	topped	d (acce	ess to	FCAN	block	s is no	ot pos	sible)				

# 18.4.13 CAN global status register (CGST)

The CGST register indicates global status information. This register can be read/written in 16-bit units.

- Cautions 1. Both bitwise writing and direct writing to the CGST register are prohibited. Attempts to write directly to this register may result in operation faults, so be sure to follow the sequence described in 18.5 Cautions Regarding Bit Set/Clear Function.
  - 2. When writing to the CGST register, set or clear bits according to the register configuration shown in part (b) Write of the following figure.

After rese	t: 0100H		R/W	Address:	xxmFFC10H	(m = 3, 7, B)		
(a) Read	15	14	13	12	11	10	9	8
CGST	0	0	0	0	0	0	0	1
	7	6	5	4	3	2	1	0
	MERR	0	0	0	EFSD	TSM	0	GOM
(b) Write	15	14	13	13 12		10	9	8
CGST	0	0	0	0	set EFSD	set TSM	0	set GOM
	7	6	5	4	3	2	1	0
	clear MERR	0	0	0	clear EFSD	clear TSM	0	clear GO
	<ul> <li>MAC err</li> <li>When</li> <li>When</li> <li>When</li> </ul>	ors occur un invalid addi access pro the GOM b	nder the folk ress is acces hibited by M it is cleared	owing condi ssed IAC is perfor (0) before th	tions. med ne INIT bit of	the CnCTRL	register is	s set (1)
	EFSD			SI	nutdown requ	est		
	0	Shutdown	prohibited					
	1	Shutdown	enabled					
	Be sure     The EFS	to set the E D bit will be	FSD bit (1) be cleared (0)	before clear automatica	ing the GOM	bit (0) (must CGST registe	be acces er is acces	sed twice). ssed again.
	TSM		0	peration sta	tus of time st	amp counter	Note	
	0	Time stan	np counter is	s stopped				
	1	Time stan	np counter is	s operating				

GOM	Status of global operation mode
0	Access to CAN module register <sup>Note 1</sup> is prohibited
1	Access to CAN module register <sup>Note 1</sup> is enabled
The GO     operatio     When	M bit controls the method the memory is accessed by the MAC and CAN module n state.
All ti	ne CAN modules are reset.
Acc     Bea	ess to CAN module register disabled (if accessed, MAC error interrupt occurs) <sup>Note 2</sup>
• Acc	ess to message buffer area enabled
When	GOM bit = 1
• Acc	ess to CAN module register enabled <sup>Note 3</sup>
Acco     occu	ess to temporary buffer prohibited (if access is attempted, MAC error interrupt irs)
<ul> <li>Accord</li> <li>The GO ISTAT b module</li> <li>To clear the EFS</li> </ul>	ess to message buffer area enabled M bit is cleared (0) only when all the CAN modules are in the initial status (the it of the CnCTR register is 1). Even if the GOM bit is cleared when there is a CAN not in the initial status, the GOM bit remains set (1). (0) the GOM bit, first set (1) the INIT bit of the CnCTRL register, and then set (1) D bit. Do not manipulate the GOM bit and EFSD bit simultaneously.

(2/3)

(b) Write			
	set EFSD	clear EFSD	EFSD bit enable
	0	1	EFSD bit cleared
	1	0	EFSD bit set
	Other that	an above	No change in value of EFSD bit
	set TSM	clear TSM	TSM bit enable
	0	1	TSM bit cleared
	1	0	TSM bit set
	Other that	an above	No change in value of TSM bit
	set GOM	clear GOM	GOM bit enable
	0	1	GOM bit cleared
	1	0	GOM bit set
	Other that	an above	No change in value of GOM bit
	clear MERR		MERR bit enable
	0	No change	in value of MERR bit
	1	MERR bit o	cleared

(3/3)

#### 18.4.14 CAN global interrupt enable register (CGIE)

The CGIE register is used to issue interrupt requests for global interrupts. This register can be read/written in 16-bit units.

- Cautions 1. Both bitwise writing and direct writing to the CGIE register are prohibited. Attempts to write directly to this register may result in operation faults, so be sure to follow the sequence described in 18.5 Cautions Regarding Bit Set/Clear Function.
  - 2. When writing to the CGIE register, set or clear bits according to the register configuration shown in part (b) Write of the following figure.

	15	14	10	10	44	10	, 0	0
(a) Read	15	14	13	12	11	10	9	8
CGIE	0	0	0	0	1	0	1	0
	7	6	5	4	3	2	1	0
	0	0	0	0	0	G_IE2	G_IE1	0
(b) Write	15	14	13	12	11	10	9	8
CGIE	0	0	0	0	0	set G_IE2	set G_IE1	0
	7	6	5	4	3	2	1	0
	0	0	0	0	0	clear G_IE2	clear G_IE1	0
	1 G_IE1	Interrupt er	nabled hterrupt ena	ble status fo	r memory a	ccess to rese	erved addres	S
	0	Interrupt di	sabled					
		1						
	1	Interrupt e	nabled					
(b) Write	1	Interrupt e	nabled					
(b) Write	1 set G_IEn	Interrupt e	nabled		Setting of	f G_IEn bit		
(b) Write	1 set G_IEn 0	Interrupt e clear G_IEn 1	nabled Clear G_II	En bit	Setting of	f G_IEn bit		
(b) Write	1 set G_IEn 0 1	Interrupt e clear G_IEn 1 0	nabled Clear G_II Set G_IEn	En bit	Setting of	f G_IEn bit		

## 18.4.15 CAN main clock selection register (CGCS)

Г

The CGCS register is used to select the main clock. This register can be read/written in 16-bit units.

# Caution When the GOM bit of the CGST register is 1, write accessing the CGCS register is prohibited.

	1	5	14		13	12	2	11	-	10	9	8
CGCS	CG1	rs7	CGTS	6 C(	GTS5	CGT	S4	CGTS	3 C0	GTS2	CGTS1	CGTS
	7	,	6		5	4		3	n	2	1	0
	GTC	CS1	GTCS	)	0	0 <sup>Not</sup>	e 1	MCP3	Μ	ICP2	MCP1	MCPO
	<b></b>	1	Т	r –				Т				
	n	CGTS	CGTS	CGTS	CGTS	CGTS	CGTS	CGTS	CGTS	Sys	stem timer p	prescaler n
			Ū	Ū	-	Ū	_	-	Ū.	fo	ats = fgts1/ (	(n + 1)
	0	0	0	0	0	0	0	0	0	fgts =	fgтs1/ <b>1</b>	
	1	0	0	0	0	0	0	0	1	fgts =	fgтs1/2	
					:					fgтs =	fgts1/(n + 1)	
	127	0	1	1	1	1	1	1	1	fgts =	fgтs1/ <b>128 (a</b>	fter reset)
			1	1	:	1		1	1	fgтs =	fgts1/(n + 1)	
	254	1	1	1	1	1	1	1	0	fgтs =	fgts1/255	
	255	1	1	1	1	1	1	1	1	fgts =	fgts1/256	
	The	global ti	me sys	tem clo	ck (fgts)	) is the	source	clock fo	or the tir	me starr	np counter <sup>∞</sup>	that is
	used	for the	ume sta	amp iur	iction.							
	GTC	CS1	GTCS				Global	timer c	lock sel	ection (	fgtst)	
	0	)	0	fме	м/2					(	)	
	0	)	1	fме	м/4							
	1		0	fме	м/8							
	1		1	fме	м/16							
		1		•								
	n	МСР3	MCP2	MCP1	MCP0	Sel	ection	of clock	to men	nory acc	cess control	ler (fmem)
	0	0	0	0	0	fмем1						
	1	0	0	0	1	<b>f</b> мем1/2	2					
	2	0	0	1	0	fмем1/3	3					
			:									
	14	1	1	1	0	fмем1/	15					
	15	1	1	1	1	fмем1/	16					
	Oner	the va	lues of	the MC	P3 to N	ICP0 bi	ts are s	set after	reset is	s releas	ed, do not c	hange
	Unce											

Figure 18-2. FCAN Clocks



# 18.4.16 CAN time stamp count register (CGTSC)

The CGTSC register indicates the contents of the time stamp counter.

This register can be read at any time.

Г

This register can be written to only when clearing bits. The clear function writes 0 to all bits in the CGTSC register. This register is read-only, in 16-bit units.

After rese	t: 0000H		R	Address: x	xmFFC18H	(m = 3, 7, B)	)	
	15	14	13	12	11	10	9	8
CGTSC	TSC15	TSC14	TSC13	TSC12	TSC11	TSC10	TSC9	TSC8
	7	6	5	4	3	2	1	0
	TSC7	TSC6	TSC5	TSC4	TSC3	TSC2	TSC1	TSC0

## 18.4.17 CAN message search start/result register (CGMSS/CGMSR)

The CGMSS/CGMSR register indicates the message search start/result status. Messages in the message buffer that match the specified search criteria can be searched quickly.

These registers can be read/written in 16-bit units.

#### Cautions 1. Execute a search by writing the CGMSS register only once.

2. Be sure to set the SMNO2 bit of the CGMSS register to 0. If 1 is set, operation is not guaranteed.

After rese	t: 0000H		R/W	Address: x	xmFFC1AH	(m = 3, 7, B	)	
(a) Read	15	14	13	12	11	10	9	8
CGMSR	0	0	0	0	0	0	MM	AM
	7	6	5	4	3	2	1	0
	0	0	0	MFND4	MFND3	MFND2	MFND1	MFND0
(b) Write	15	14	13	12	11	10	9	8
CGMSS	CIDE	0	CTRQ	CMSK	CDN	SMNO2	SMNO1	SMNO0
	7	6	5	4	3	2	1	0
	0	0	0	STRT4	STRT3	STRT2	STRT1	STRT0
	1 If several r	Several m	nessages me	eet the searc	h criteria h criteria are	e detected, t	he MM bit is	set.
	AM		Co	onfirmation o	f hits from m	lessage sea	rch	
	0	No messa	iges meet th	e search crit	eria			
	1	At least o	ne message	meets the se	earch criteria	a		
	MFND4 to MFND0			Searche	ed message	number		
	This indica • When m value of	ates the num ultiple mess bits MFND4	nber (0 to 31 sage buffer r 4 to MFND0	) of the sear numbers mat is the lowest	ched messa ch as a resu message b	ge. It of a searc uffer numbe	h (MM = 1), r.	the return

(b) Write									
]	CIDE		M	essage identifier (ID) format flag check					
F	0	Message i	dentifier forr	nat flag not checked					
-	1	Message	with standard	d format identifier checked					
F									
	CTRQ		Trans	mit request and message ready flag check					
	0	Transmit r	equest and r	message ready flags not checked					
	1	Transmit r	Transmit request and message ready flags checked						
г		1							
	CMSK		Masked message check						
	0	Masked messages not checked							
	1	Only masked messages checked							
г									
	CDN		Status che	ck of M_STATn register's DN flag (n = 00 to 31)					
	0	Status of M_STATn register's DN flag not checked							
L	1	Status of M_STATn register's DN flag checked							
г									
-	SMNO2	SMNO1	SMNO0	Search module setting					
-	0	0	0	No search module setting					
-	0	0	1	CAN module 1 is set as the searched target					
	0	1	0	CAN module 2 is set as the searched target					
		Other		Setting prohibited					
Γ	STRTn		Me	essage search start position $(n = 0 \text{ to } 4)$					
-	0 to 31	Message	search start	position (message number)					
	Search s continue usable n among t number search c STRTO	starts from the s until it rea nessage but he matching is selected. criteria, "(MF	he message ches the me fers. If the s messages, To fetch the ND4 to MFN	number defined by the STRT4 to STRT0 bits. Search essage buffer having the highest number among the search results include several message buffer numbers the message buffer with the lowest message buffer e next message buffer number without changing the ID0) + 1" must be set as the values of bits STRT4 to					

(2/2)

#### 18.4.18 CANn address mask a registers L and H (CnMASKLa and CnMASKHa)

The CnMASKLa and CnMASKHa registers are used to extend the number of receivable messages by masking part of the message's identifier (ID) and then ignoring the masked parts.

These registers can be read/written in 16-bit units.

The C2MASKLa and C2MASKHa registers are valid only in models  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y (a = 0 to 3).

- Cautions 1. When the receive message buffer is linked to the CnMASKLa and CnMASKHa registers, regardless of whether the ID in the receive message buffer is a standard ID (11 bits) or an extended ID (29 bits), set all the 32-bit values of the CnMASKLa and CnMASKHa registers (a = 0 to 3, n = 1, 2).
  - 2. When the CnMASKLa and CnMASKHa registers are linked to the message buffer for standard IDs, the lower 18 bits of the data field in the data frame are also automatically compared. Therefore, if it is not necessary to compare the lower 18 bits (masking), set (1) the CMID17 to CMID0 bits (a = 0 to 3, n = 1, 2). The standard ID and extended ID can use the same mask.

After reset:	Undefined		R/W	Address: Se	e <b>Table 18-</b>	11		
	15	14	13	12	11	10	9	8
CnMASKHa	CMIDE	0	0	CMID28	CMID27	CMID26	CMID25	CMID24
(a = 0 to 3, n = 1, 2)	7	6	5	4	3	2	1	0
	CMID23	CMID22	CMID21	CMID20	CMID19	CMID18	CMID17	CMID16
	15	14	13	12	11	10	9	8
CnMASKLa	CMID15	CMID14	CMID13	CMID12	CMID11	CMID10	CMID9	CMID8
(a = 0 to 3, n = 1, 2)	) 7	6	5	4	3	2	1	0
	CMID7	CMID6	CMID5	CMID4	CMID3	CMID2	CMID1	CMID0
	CMIDE			Mask setting	for identifie	r (ID) format	t	
	0	ID format	standard or	extended) c	hecked			
	1	ID format	standard or	extended) n	ot checked			
	When the message a	CMIDE bit is and the ID fo	s set (1), the ormat stored	higher 11 bi in a messag	ts of the ID a le buffer are	are compare not compar	ed. The rece ed.	eive
	CMID0 to CMID28			Mask settir	ng for identifi	er (ID) bits		
	0	ID bit in m ID bit.	essage buffe	er linked to b	its CMID28	to CMID0 co	ompared with	h received
	1	ID bit in m received II	essage buffe D bit (i.e., ma	er linked to b asked).	its CMID28	to CMID0 no	ot compared	with

Register Name	Address (m = 3, 7, B)	Register Name	Address (m = 3, 7, B)
C1MASKL0	xxmFFC40H	C2MASKL0	xxmFFC80H
C1MASKH0	xxmFFC42H	C2MASKH0	xxmFFC82H
C1MASKL1	xxmFFC44H	C2MASKL1	xxmFFC84H
C1MASKH1	xxmFFC46H	C2MASKH1	xxmFFC86H
C1MASKL2	xxmFFC48H	C2MASKL2	xxmFFC88H
C1MASKH2	xxmFFC4AH	C2MASKH2	xxmFFC8AH
C1MASKL3	xxmFFC4CH	C2MASKL3	xxmFFC8CH
C1MASKH3	xxmFFC4EH	C2MASKH3	xxmFFC8EH

Table 18-11. Addresses of CnMASKLa and CnMASKHa (a = 0 to 3, n = 1, 2)

#### 18.4.19 CANn control register (CnCTRL)

The CnCTRL register is used to control the operation of the CAN module.

This register can be read/written in 16-bit units.

The C2CTRL register is valid only in models  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y.

- Cautions 1. Both bitwise writing and direct writing to the CnCTRL register are prohibited. Attempts to write directly to this register may result in operation faults, so be sure to follow the sequence described in 18.5 Cautions Regarding Bit Set/Clear Function.
  - 2. When writing to the CnCTRL register, set or clear bits according to the register configuration shown in part (b) Write of the following figure.
  - 3. When releasing CAN stop mode, CAN sleep mode must be released at the same time.

After reset	: 0101H		R/W	Addresses:	C1CTRL: >	xxmFFC50H xxmFFC90H	(m = 3, 7, B (m = 3, 7, B	3) 3)
(a) Read	15	14	13	12	11	10	9	8
CnCTRL	TECS1	TECS0	RECS1	RECS0	BOFF	TSTAT	RSTAT	ISTAT
(n = 1, 2)	7	6	5	4	3	2	1	0
Ι	0	DLEVR	DLEVT	OVM	TMR	STOP	SLEEP	INIT
(b) Write	15	14	13	12	11	10	9	8
CnCTRL	0	set DLEVR	set DLEVT	set OVM	set TMR	set STOP	set SLEEP	set INIT
(n = 1, 2)	7	6	5	4	3	2	1	0
Ĩ	0	clear DLEVR	clear DLEVT	clear OVM	clear TMR	clear STOP	clear SLEEP	clear INIT
·	TECS1	TECS0	Transmit e	Sta	tus of transn	nit error cou	nter	
	TECS1	TECS0		Sta	tus of transn	nit error cou	nter	
	0	0		error counter	value < 96	407 (		
	0	1	I ransmit e	error counter	value = 961	to 127 (warn	ing level)	
	1	0	Not used					
	4	-	Tronomit o	rror countor	voluo > 100	(orror poooi		
	1	1	Transmit e	error counter	value ≥ 128	(error passi	ve)	
] ]	1 RECS1	1 RECS0	Transmit e	error counter	value ≥ 128 tus of receiv	e (error passi ve error cour	nter	
1   	1 RECS1 0	1 RECS0 0	Transmit e Receive e	error counter Sta	value ≥ 128 tus of receiv value < 96	e (error passi ve error cour	ve) hter	
	1 RECS1 0 0	1 RECS0 0 1	Transmit e Receive e Receive e	sta Sta rror counter	value $\ge 128$ tus of receiv value $< 96$ value $= 96$ to	ve error passi ve error cour o 127 (warni	nter ng level)	
	1 RECS1 0 0 1	1 RECS0 0 1 0	Transmit e Receive e Receive e Not used	error counter Sta rror counter	value $\ge 128$ tus of receiv value < 96 value = 96 to	ve error passi ve error cour o 127 (warni	ve) hter ng level)	
	1 RECS1 0 0 1 1	1 RECS0 0 1 0 1	Transmit e Receive e Receive e Not used Receive e	error counter Sta rror counter rror counter	value $\ge 128$ tus of receiv value < 96 value = 96 to value $\ge 128$	e (error passi ve error cour o 127 (warni (error passiv	nter ng level) /e)	
	1 RECS1 0 0 1 1	1 RECS0 0 1 0 1	Transmit e Receive e Receive e Not used Receive e	error counter Sta rror counter rror counter	value $\ge 128$ tus of receiv value < 96 value = 96 to value $\ge 128$	e (error passi ve error cour o 127 (warni (error passiv	ve) nter ng level) /e)	
       	1 RECS1 0 0 1 1 1 BOFF	1 RECS0 0 1 0 1	Transmit e Receive e Receive e Not used Receive e	error counter Sta rror counter	value $\ge 128$ tus of receiv value < 96 value = 96 to value $\ge 128$ Bus off flag	e (error passi ve error cour o 127 (warni (error passiv	ve) nter ng level) /e)	

TSTAT	Transmit status flag						
0	Transmit stop status						
1	Transmit operating status						
RSTAT	Receive status flag						
0	Receive stop status						
1	Receive operating status						
ISTAT	Initialization status flag						
0	Normal operating status						
1	FCAN is stopped and initialized						
are clea • When the initialization of the i	rred (0). ne ISTAT bit has been set (1): "receive" is output via the CANTXn pin during rtion mode.						
<ul> <li>The Cn</li> <li>In the ir</li> <li>(CnER)</li> <li>reset.</li> </ul>	SYNC and CnBRP registers can be written only during initialization mode. itialization status, the error counter (see <b>18.4.22 CANn error count register</b> <b>C)</b> ) is cleared (0) and the error status (bit TECS1, TECS0, RECS1, and RECS0) is						
The Cn     In the ir     (CnER(     reset.     DLEVR	SYNC and CnBRP registers can be written only during initialization mode. itialization status, the error counter (see <b>18.4.22 CANn error count register</b> <b>C)</b> ) is cleared (0) and the error status (bit TECS1, TECS0, RECS1, and RECS0) is Dominant level control bit for receive pin						
The Cn     In the ir     (CnER(     reset.     DLEVR     0	SYNC and CnBRP registers can be written only during initialization mode. itialization status, the error counter (see <b>18.4.22 CANn error count register</b> C)) is cleared (0) and the error status (bit TECS1, TECS0, RECS1, and RECS0) is Dominant level control bit for receive pin A low level to a receive pin is acknowledged as dominant						
The Cn     In the ir     (CnERt     reset.      DLEVR     0     1	SYNC and CnBRP registers can be written only during initialization mode. itialization status, the error counter (see <b>18.4.22 CANn error count register</b> C)) is cleared (0) and the error status (bit TECS1, TECS0, RECS1, and RECS0) is Dominant level control bit for receive pin A low level to a receive pin is acknowledged as dominant A high level to a receive pin is acknowledged as dominant						
The Cn     In the ir     (CnER(     reset.      DLEVR     0     1      DLEVT	SYNC and CnBRP registers can be written only during initialization mode. itialization status, the error counter (see <b>18.4.22 CANn error count register</b> C)) is cleared (0) and the error status (bit TECS1, TECS0, RECS1, and RECS0) is Dominant level control bit for receive pin A low level to a receive pin is acknowledged as dominant A high level to a receive pin is acknowledged as dominant Dominant level control bit for transmit pin						
The Cn     In the ir     (CnER)     reset.  DLEVR     0     1  DLEVT     0	SYNC and CnBRP registers can be written only during initialization mode. itialization status, the error counter (see <b>18.4.22 CANn error count register</b> C)) is cleared (0) and the error status (bit TECS1, TECS0, RECS1, and RECS0) is Dominant level control bit for receive pin A low level to a receive pin is acknowledged as dominant A high level to a receive pin is acknowledged as dominant Dominant level control bit for transmit pin A low level is transmitted from transmit pin as dominant						
The Cn     In the ir     (CnER(     reset.      DLEVR     0     1      DLEVT     0     1	SYNC and CnBRP registers can be written only during initialization mode. initialization status, the error counter (see <b>18.4.22 CANn error count register</b> C)) is cleared (0) and the error status (bit TECS1, TECS0, RECS1, and RECS0) is Dominant level control bit for receive pin A low level to a receive pin is acknowledged as dominant A high level to a receive pin is acknowledged as dominant Dominant level control bit for transmit pin A low level is transmitted from transmit pin as dominant A high level is transmitted from transmit pin as dominant						
The Cn     In the ir     (CnER(     reset.      DLEVR     0     1      DLEVT     0     1      OVM	SYNC and CnBRP registers can be written only during initialization mode. initialization status, the error counter (see 18.4.22 CANn error count register C)) is cleared (0) and the error status (bit TECS1, TECS0, RECS1, and RECS0) is Dominant level control bit for receive pin A low level to a receive pin is acknowledged as dominant A high level to a receive pin is acknowledged as dominant Dominant level control bit for transmit pin A low level is transmitted from transmit pin as dominant A high level is transmitted from transmit pin as dominant Overwrite mode control bit						
The Cn     In the ir     (CnER(     reset.      DLEVR     0     1      DLEVT     0     1      OVM     0	SYNC and CnBRP registers can be written only during initialization mode. initialization status, the error counter (see 18.4.22 CANn error count register C)) is cleared (0) and the error status (bit TECS1, TECS0, RECS1, and RECS0) is Dominant level control bit for receive pin A low level to a receive pin is acknowledged as dominant A high level to a receive pin is acknowledged as dominant Dominant level control bit for transmit pin A low level is transmitted from transmit pin as dominant A high level is transmitted from transmit pin as dominant Overwrite mode control bit New messages stored in message buffer in which DN bit of M_STATa register is set (a = 00 to 31)						
The Cn     In the ir     (CnER(     reset.      DLEVR     0     1      DLEVT     0     1      OVM     0     1      1	SYNC and CnBRP registers can be written only during initialization mode. initialization status, the error counter (see 18.4.22 CANn error count register C)) is cleared (0) and the error status (bit TECS1, TECS0, RECS1, and RECS0) is Dominant level control bit for receive pin A low level to a receive pin is acknowledged as dominant A high level to a receive pin is acknowledged as dominant Dominant level control bit for transmit pin A low level is transmitted from transmit pin as dominant A high level is transmitted from transmit pin as dominant Overwrite mode control bit New messages stored in message buffer in which DN bit of M_STATa register is set (a = 00 to 31) New messages in message buffer in which DN bit is set (a = 00 to 31) discarded						

(2/4)

(3/4)

(a) R	ead
-------	-----

STOP	CAN stop mode control bit
0	No CAN stop mode setting
1	CAN stop mode
CAN sto mode, i.e the CPU	p mode can be selected only when the CAN module has been set to CAN sleep e., when the SLEEP bit has been set (1). CAN stop mode can be released only by by clearing the STOP bit (0).

SLEEP	CAN sleep mode control bit
0	Normal operating mode
1	Switch to CAN sleep mode (change in CAN bus performs wakeup)
<ul> <li>CAN sle</li> <li>CAN sle</li> <li>Wh</li> <li>Wh</li> <li>set</li> <li>The WA</li> <li>CAN bus</li> </ul>	ep mode can be set only when the CAN bus is in the idle state. ep mode is released under the following conditions. hen the CPU has cleared the SLEEP bit (0) hen the CAN bus changes (this occurs only when CAN stop mode has not been b) KE bit <sup>Note</sup> is set (1) only when CAN sleep mode is released by the change of the s, and an error interrupt occurs.

INIT	Initialization request bit
0	Normal operating mode
1	Initialization mode
<ul> <li>Be sure ISTAT b bit again</li> <li>If the INI CAN mo status (E)</li> </ul>	to confirm that the CAN module has entered the initialization mode using the it (ISTAT bit = 1) after setting the INIT bit (1). When the ISTAT bit = 0, set the INIT is. T bit is set (1) when the CAN module is in the bus off status (BOFF bit = 1), the dule enters initialization mode (ISTAT bit = 1) after returning from the bus off $30FF$ bit = 0).
Note See	18.4.20 CANn definition register (CnDEF).

(4/4)

Write		
set DLEV	clear R DLEVR	DLEVR bit setting
0	1	DLEVR bit cleared
1	0	DLEVR bit set
Othe	r than above	DLEVR bit not changed
		1
set DLEV	DLEVT bit setting	
0	1	DLEVT bit cleared
1	0	DLEVT bit set
Othe	r than above	DLEVT bit not changed
		1
1     0     DLEVT bit set       Other than above     DLEVT bit not changed       set     clear     OVM bit setting       0     1     OVM bit cleared       1     0     OVM bit set       Other than above     OVM bit not changed		
set OVM     clear OVM     OVM bit setting       0     1     OVM bit cleared       1     0     OVM bit set       Other than above     OVM bit not changed       set TMR     clear TMR       0     1       TMR     TMR	1	OVM bit cleared
	OVM bit set	
Othe	r than above	OVM bit not changed
		·
set TMR	clear TMR	TMR bit setting
0	1	TMR bit cleared
1	0	TMR bit set
Other than above		TMR bit not changed
set STOF	clear STOP	STOP bit setting
0	1	STOP bit cleared
1	0	STOP bit set
Othe	r than above	STOP bit not changed
		-
set SLEE	clear P SLEEP	SLEEP bit setting
0	1	SLEEP bit cleared
1	0	SLEEP bit set
Othe	r than above	SLEEP bit not changed
set INIT	clear INIT	INIT bit setting
	4	INIT bit cleared
0	1	
0	0	INIT bit set

#### (1) TMR bit setting

## (a) μPD703075AY, 703076AY, 703078AY, 703079AY, 70F3079AY

TMR	Time stamp control bit for reception
0	Time stamp counter value not captured.
1	Time stamp counter value captured when the EOF is detected on the CAN bus (a valid message is confirmed).

#### (b) *μ*PD703078Y, 703079Y, 70F3079Y

TMR	Time stamp control bit for reception
0	Time stamp counter value captured when the SOF is detected on the CAN $\ensuremath{bus}^{\ensuremath{Note}}$
1	Time stamp counter value captured when the EOF is detected on the CAN bus (a valid message is confirmed).

- **Note** When two FCAN channels are simultaneously used and the time stamp function using SOF detection at message reception is used in the  $\mu$ PD703079Y and 70F3079Y, the following software countermeasures should be taken.
  - Do not set mask 2 (MT2 to MT0 bits of the M\_CONF00 to M\_CONF31 registers = 100) or mask 3 (MT2 to MT0 bits of the M\_CONF00 to M\_CONF31 registers = 101) as the receive buffer in the receive buffer mask setting.
  - Prohibit the use of the last message buffer (32th) on software.
  - Disable the interrupt of the last message buffer (32th).
  - Do not set three or more transmit request flags (set TRQ bit = 1 and clear TRQ bit = 0 in the SC\_STAT00 to SC\_STAT31 registers) of FCAN1 or FCAN2 at the same time.

## 18.4.20 CANn definition register (CnDEF)

The CnDEF register is used to define the operation of the CAN module.

This register can be read/written in 16-bit units.

The C2DEF register is valid only in models µPD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y.

- Cautions 1. Both bitwise writing and direct writing to the CnDEF register are prohibited. Attempts to write directly to this register may result in operation faults, so be sure to follow the sequence described in 18.5 Cautions Regarding Bit Set/Clear Function.
  - 2. When writing to the CnDEF register, set or clear bits according to the register configuration shown in part (b) Write of the following figure.



Γ

10	10
113	/י_י
1/	ור./

(a) Read		
	MOM	Specification of CAN module's operating mode
	0	Normal operating mode
	1	Diagnostic processing mode
	<ul> <li>When in only whe register's When th CnBRP (CnDINF</li> <li>The CAN operate The inte</li> </ul>	diagnostic processing mode (MOM bit = 1), the CnBRP register can be accessed en the CAN module has been set to initialization mode (i.e., when the CnCTRL s ISTAT bit = INIT bit = 1). e CAN module is operating (i.e., when the CnCTRL register's ISTAT bit = 0) the register cannot be used, and the CANn bus diagnostic information register F) register can be used instead. N protocol layer does not send ACK, error frame, or transmit messages, nor does it an error counter. rnal transmit output is fed back to the internal input due to auto baud rate detection.
	SSHT	Specification of single shot mode
	0	Normal operating mode
	1	Single shot mode
	<ul> <li>During s M_STAT there are Also, if a transmis</li> <li>During s message When in since the In single the arbit</li> <li>During th operatin</li> </ul> PBB <ul> <li>0</li> <li>1</li> <li>Ordinaril has been message</li> </ul>	ingle shot mode, the CAN module can transmit a message only one time. The Ta (a = 00 to 31) register's TRQ bit is then cleared (0) regardless of whether or not e any pending normal transmit operations. a bus error has occurred due to a transmission, it is handled as an incomplete ision. ingle shot mode, even if the CAN lost in arbitration, it is handled as a completed e transmission. this mode, the BERR bit is set (1) but the error counter value does not change ere are no CAN bus errors. shot mode, even when transmission is stopped due to error detection or a loss in ration phase, the transmission completion interrupt occurs. he time when the CAN module is active, the CPU switches between normal g mode and single shot mode without causing any errors to occur on the CAN bus. Specification of priority control for transmission Identifier (ID) based priority control y, priority for transmission is defined based on message IDs, but when the PBB bit n set (1) priority becomes based instead on the position of messages, so that es with lower message numbers have higher priority.
	BERR	CAN bus error status
	0	CAN bus error was not detected
	1	CAN bus error was detected at least once after bit was cleared
	VALID	Valid message detection status
	0	Valid message was not detected
	1	Valid message was detected at least once after bit was cleared
	WAKE	CAN sleep mode release status
	0	Normal operation
	1	Release CAN sleep mode
	<ul> <li>The WA CAN bus</li> <li>While th always c</li> </ul>	KE bit is set (1) only when the CAN sleep mode is released due to a change in the s and an error interrupt occurs. e WAKE bit is set (1), the error interrupt signal holds the active status. Therefore, slear (0) the WAKE bit after recognition.

	OVR		Overrun error status					
	0	Normal op	eration					
	1 Overwrite occurred during RAM access							
	When are the same The sources are selected	n overrun err e time. rce of the ov CAN baud i	ror has occurred, the OVR bit is set (1) and an error interrupt occurs a rerrun error may be that the RAM access clock is slower than the rate.					
(b) Write								
	set DGM	clear DGM	DGM bit setting					
	0	1	DGM bit cleared					
	1	0	DGM bit set					
	Other that	an above	DGM bit not changed					
	set MOM	clear MOM	MOM bit setting					
	0	1	MOM bit cleared					
	1	0	MOM bit set					
	Other that	an above	MOM bit not changed					
	set SSHT	clear SSHT	SSHT bit setting					
	0	1	SSHT bit cleared					
	1	0 SSHT bit set						
	Other that	an above	SSHT bit not changed					
	set PBB	clear PBB	PBB bit setting					
	0	1	PBB bit cleared					
	1	0	PBB bit set					
	Other the	an above	PBB bit not changed					
	clear BEBB		BEBB bit setting					
	1	BERR bit o	cleared					
	0	BERR bit r	not changed					
	clear VALID		VALID bit setting					
	1	VALID bit	cleared					
	0	VALID bit	not changed					
			WAKE hit sotting					
		WAKE bit	cleared					
	0	WAKE bit	not changed					
		0 WAKE bit not changed						
	clear OV/P		OVB bit setting					
	clear OVR	OVR bit of	OVR bit setting					

462

(3/3)

# 18.4.21 CANn information register (CnLAST)

The CnLAST register indicates the CANn module's error information and the number of the message buffer received last.

This register is read-only, in 16-bit units.

The C2LAST register is valid only in models  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y.

Aller lese	. 001111		n	Addresses.	C2LAST: x	xmFFC94H	(m = 3, 7, B) (m = 3, 7, B)	s) 3)	
	15	14	13	12	11	10	9	8	
CnLAST	0	0	0	0	LERR3	LERR2	LERR1	LERRO	
(n = 1, 2)	7	6	5	4	3	2	1	0	
	LREC7	LREC6	LREC5	LREC4	LREC3	LREC2	LREC1	LREC	
	LERR3	LERR2	LERR1	LERR0		Last error i	information		
	0	0	0	0	Error not c	letected			
	0	0	0	1	Bit error				
	0	0	1	0	Stuff error				
	0	0	1	1	CRC error				
	0	1	0	0	Form error				
	0	1	0	1	ACK error				
	0	1	1	0	Arbitration mode) (Cr	lost (only di DEF: SSHT	uring single = 1)	shot	
	0	1	1	1	CAN over	un error			
	1	0	0	0	Wakeup fr	om CAN bu	S		
		Other the	an above		Setting pro	bhibited			
	Since bi error occ	ts LERR3 to curs.	LERR0 car	nnot be clear	ed, the curre	ent status is	retained unt	il the nex	
	LREC7 t	o LREC0		Number of last receive message					
	0 to	31	Message	number of m	essage last	received			
	32 to 255 Not used								

# 18.4.22 CANn error count register (CnERC)

The CnERC register indicates the count values of the transmission/reception error counters.

This register is read-only in 16-bit units.

Г

The C2ERC register is valid only in models µPD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y.

After rese	After reset: 0000H		R	Addresses:	C1ERC: xxmFFC56H (m = 3, 7, B) C2ERC: xxmFFC96H (m = 3, 7, B)				
	15	14	13	12	11	10	9	8	
CnERC	REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0	
(n = 1, 2)	7	6	5	4	3	2	1	0	
	TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0	
			_						
	REC7 to	o REC0		Reception error counter					
	0 to	255	Number o	of reception e	error counts				
	<ul><li>This reflects the current status of the reception error counter.</li><li>The count value is defined by the CAN protocol.</li></ul>								
TEC7 to TEC0 Transmission error counter									
	0 to 255 Number of transmission error counts								
	<ul> <li>This reflects the current status of the transmission error counter.</li> <li>The number of counts is defined by the CAN protocol.</li> </ul>								

## 18.4.23 CANn interrupt enable register (CnIE)

The CnIE register is used to enable/disable the CAN module's interrupts.

This register can be read/written in 16-bit units.

The C2IE register is valid only in models  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y.

- Cautions 1. Both bitwise writing and direct writing to the CnIE register are prohibited. Attempts to write directly to this register may result in operation faults, so be sure to follow the sequence described in 18.5 Cautions Regarding Bit Set/Clear Function.
  - 2. When writing to the CnIE register, set or clear bits according to the register configuration shown in part (b) Write of the following figure.

(a) Read         15         14         13         12         11         10         9         8           CnIE         0         0         0         0         1         0         0         1           (n = 1, 2)         7         6         5         4         3         2         1         0           (b) Write         15         14         13         12         11         10         9         8           CnIE         0         E_INT6         E_INT5         E_INT4         E_INT3         E_INT2         E_INT1         E_INT0           (b) Write         15         14         13         12         11         10         9         8           CnIE         0         set E_INT6         set E_INT3         set E_INT3         set E_INT1         set E_INT0           (a) Read         -         7         6         5         4         3         2         1         0           (a) Read         -         Interrupt disabled         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -         -	After rese	t: 0900H		R/W	Addresses:	C1IE: xxm C2IE: xxm	FFC58H (m FFC98H (m	= 3, 7, B) = 3, 7, B)		
CnIE         0         0         0         1         0         0         1           (n = 1, 2)         7         6         5         4         3         2         1         0           (n = 1, 2)         7         6         5         4         3         2         1         0           (b) Write         15         14         13         12         11         10         9         8           CnIE         0         set E_INT6         set E_INT5         set E_INT3         set E_INT2         set E_INT1         set E_INT0           (n = 1, 2)         7         6         5         4         3         2         1         0           0         dear E_INT6         clear E_INT3         set E_INT3         set E_INT3         clear E_INT1         set E_INT1         clear E_INT1         clear E_INT3           (a) Read         Interrupt disabled         Interrupt enabled         <	(a) Read	15	14	13	12	11	10	9	8	
(n = 1, 2)       7       6       5       4       3       2       1       0         0       E_INT6       E_INT5       E_INT4       E_INT3       E_INT2       E_INT1       E_INT0         (b) Write       15       14       13       12       11       10       9       8         CnIE       0       set E_INT6       set E_INT5       set E_INT3       set E_INT2       set E_INT1       set E_INT0         (n = 1, 2)       7       6       5       4       3       2       1       0         0       clear E_INT6       clear E_INT5       clear E_INT3       clear E_INT2       dear E_INT1       clear E_INT3         (a) Read       E_INT6       CAN module error interrupt enable flag       0       lnterrupt disabled       1       lnterrupt enabled         1       Interrupt enabled       Interrupt enabled <t< td=""><td>CnIE</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></t<>	CnIE	0	0	0	0	1	0	0	1	
0         E_INT6         E_INT5         E_INT4         E_INT3         E_INT2         E_INT1         E_INT0           (b) Write         15         14         13         12         11         10         9         8           CnIE         0         set E_INT6         set E_INT5         set E_INT3         set E_INT2         set E_INT1         set E_INT1           (n = 1, 2)         7         6         5         4         3         2         1         0           0         clear E_INT6         clear E_INT6         clear E_INT3         clear E_INT2         dear E_INT1         clear E_INT1         clear E_INT3           (a) Read         E_INT6         CAN module error interrupt enable flag         0         lear E_INT3         clear E_INT4         vst v	(n = 1, 2)	7	6	5	4	3	2	1	0	
(b) Write         15         14         13         12         11         10         9         8           CnIE         0         set E_INT6         set E_INT5         set E_INT3         set E_INT2         set E_INT1         set E_INT2         set E_INT1         set E_INT2         set E_INT1         set E_INT2         set E_INT1         set E_INT2         set E_INT2         set E_INT2         set E_INT2         set E_INT2         set E_INT2         set E_INT2 <td></td> <td>0</td> <td>E_INT6</td> <td>E_INT5</td> <td>E_INT4</td> <td>E_INT3</td> <td>E_INT2</td> <td>E_INT1</td> <td>E_INT0</td>		0	E_INT6	E_INT5	E_INT4	E_INT3	E_INT2	E_INT1	E_INT0	
OnlE         0         set E_INT6         set E_INT5         set E_INT3         set E_INT2         set E_INT1         set E_INT1           (n = 1, 2)         7         6         5         4         3         2         1         0           0         clear E_INT6         clear E_INT5         clear E_INT3         clear E_INT2         clear E_INT1         clear E_INT3           (a) Read         E_INT6         CAN module error interrupt enable flag         0         Interrupt disabled         1         Interrupt enabled           1         Interrupt disabled         1         Interrupt enabled         1	(b) Write	15	14	13	12	11	10	9	8	
(n = 1, 2)       7       6       5       4       3       2       1       0         0       clear E_INT6       clear E_INT5       clear E_INT3       clear E_INT2       clear E_INT1       clear E_INT1         (a) Read       E_INT6       CAN module error interrupt enable flag       0       Interrupt disabled         1       Interrupt enabled       E_INT5       CAN bus error interrupt enable flag       0         0       Interrupt disabled       1       Interrupt enabled       1         E_INT5       CAN bus error interrupt enable flag       0         0       Interrupt disabled       1       1         1       Interrupt enabled       1       1         E_INT4       Wakeup from CAN sleep mode interrupt enable flag       0         0       Interrupt disabled       1       1         1       Interrupt enabled       1       1         E_INT3       Receive error passive interrupt enable flag       0         0       Interrupt disabled       1       1         1       Interrupt enabled       1       1         E_INT2       Transmit error passive or bus off interrupt enable flag       0         0       Interrupt disabled       1 <t< td=""><td>CnIE</td><td>0</td><td>set E_INT6</td><td>set E_INT5</td><td>set E_INT4</td><td>set E_INT3</td><td>set E_INT2</td><td>set E_INT1</td><td>set E_INT(</td></t<>	CnIE	0	set E_INT6	set E_INT5	set E_INT4	set E_INT3	set E_INT2	set E_INT1	set E_INT(	
0       clear E_INT6       clear E_INT5       clear E_INT3       clear E_INT2       clear E_INT1       clear E_INT1         (a) Read       E_INT6       CAN module error interrupt enable flag       0         0       Interrupt disabled       1       Interrupt enabled         1       Interrupt disabled       1       Interrupt enabled         0       Interrupt disabled       1       Interrupt enabled         1       Interrupt disabled       1       Interrupt enabled         1       Interrupt enabled       E_INT4       Wakeup from CAN sleep mode interrupt enable flag         0       Interrupt disabled       1       Interrupt enabled         E_INT3       Receive error passive interrupt enable flag         0       Interrupt disabled       1         1       Interrupt disabled       1         1       Interrupt enabled       E_INT3         Receive error passive interrupt enable flag       0         0       Interrupt enabled       1         1       Interrupt enabled       1         1       Interrupt enabled       1         1       Interrupt enabled       1         1       Interrupt enabled       1	(n = 1, 2)	7	6	5	4	3	2	1	0	
(a) Read         E_INT6       CAN module error interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT5       CAN bus error interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT5       CAN bus error interrupt enable flag         0       Interrupt enabled         E_INT4       Wakeup from CAN sleep mode interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT3       Receive error passive interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT3       Receive error passive interrupt enable flag         0       Interrupt enabled         E_INT2       Transmit error passive or bus off interrupt enable flag         0       Interrupt disabled		0	clear E_INT6	clear E_INT5	clear E_INT4	clear E_INT3	clear E_INT2	clear E_INT1	clear E_INT	
1       Interrupt enabled         E_INT5       CAN bus error interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT4       Wakeup from CAN sleep mode interrupt enable flag         0       Interrupt disabled         1       Interrupt disabled         1       Interrupt enabled         E_INT3       Receive error passive interrupt enable flag         0       Interrupt disabled         1       Interrupt disabled         1       Interrupt enabled         E_INT3       Receive error passive interrupt enable flag         0       Interrupt disabled         1       Interrupt disabled         1       Interrupt enabled		E_INT6 0	Interrupt d	C	CAN module	error interru	pt enable fla	ıg		
E_INT6       CAN module error interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT5       CAN bus error interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         1       Interrupt disabled         1       Interrupt enabled         E_INT4       Wakeup from CAN sleep mode interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT3       Receive error passive interrupt enable flag         0       Interrupt disabled         1       Interrupt disabled         1       Interrupt enabled         E_INT3       Receive error passive interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled	(a) Read		·							
E_INT5       CAN bus error interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT4       Wakeup from CAN sleep mode interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT3       Receive error passive interrupt enable flag         0       Interrupt disabled         1       Interrupt disabled         1       Interrupt enabled         E_INT3       Receive error passive interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT2       Transmit error passive or bus off interrupt enable flag         0       Interrupt disabled		1	Interrupt e	nabled						
E_INT5       CAN bus error interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT4       Wakeup from CAN sleep mode interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT3       Receive error passive interrupt enable flag         0       Interrupt disabled         1       Interrupt disabled         1       Interrupt enabled         E_INT3       Receive error passive interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT2       Transmit error passive or bus off interrupt enable flag         0       Interrupt disabled         0       Interrupt disabled										
0       Interrupt disabled         1       Interrupt enabled         E_INT4       Wakeup from CAN sleep mode interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT3       Receive error passive interrupt enable flag         0       Interrupt disabled         1       Interrupt disabled         1       Interrupt disabled         1       Interrupt enabled         E_INT3       Receive error passive interrupt enable flag         0       Interrupt enabled         1       Interrupt disabled         0       Interrupt enabled		E_INT5			CAN bus er	ror interrupt	enable flag			
1       Interrupt enabled         E_INT4       Wakeup from CAN sleep mode interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT3       Receive error passive interrupt enable flag         0       Interrupt disabled         1       Interrupt disabled         1       Interrupt disabled         1       Interrupt disabled         1       Interrupt enabled         E_INT2       Transmit error passive or bus off interrupt enable flag         0       Interrupt disabled		0	Interrupt d	isabled						
E_INT4       Wakeup from CAN sleep mode interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT3       Receive error passive interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT3       Receive error passive interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT2       Transmit error passive or bus off interrupt enable flag         0       Interrupt disabled		1	Interrupt e	nabled						
0       Interrupt disabled         1       Interrupt enabled         E_INT3       Receive error passive interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         1       Interrupt enabled         1       Interrupt enabled         0       Interrupt enabled         0       Interrupt disabled         1       Interrupt enabled		E_INT4		Wakeup	o from CAN	sleep mode	interrupt ena	able flag		
1       Interrupt enabled         E_INT3       Receive error passive interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT2       Transmit error passive or bus off interrupt enable flag         0       Interrupt disabled		0	Interrupt d	isabled						
E_INT3       Receive error passive interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT2       Transmit error passive or bus off interrupt enable flag         0       Interrupt disabled		1	Interrupt e	nabled						
E_INT3       Receive error passive interrupt enable flag         0       Interrupt disabled         1       Interrupt enabled         E_INT2       Transmit error passive or bus off interrupt enable flag         0       Interrupt disabled										
0     Interrupt disabled       1     Interrupt enabled       E_INT2     Transmit error passive or bus off interrupt enable flag       0     Interrupt disabled		E_INT3		Re	ceive error p	assive inter	rupt enable f	flag		
1     Interrupt enabled       E_INT2     Transmit error passive or bus off interrupt enable flag       0     Interrupt disabled		0	Interrupt d	Interrupt disabled						
E_INT2     Transmit error passive or bus off interrupt enable flag       0     Interrupt disabled		1 Interrupt enabled								
0 Interrupt disabled		E_INT2		Transmi	t error passiv	ve or bus off	interrupt en	able flag		
		0	Interrupt d	isabled						

## (a) Read

E_INT1	Receive completion interrupt enable flag
0	Interrupt disabled
1	Interrupt enabled
When IE b of the setti the auto re	it of the M_CTRLn register is 1, a reception completion interrupt occurs regardless ng of the E_INT1 bit if the transmit message buffer receives a remote frame while esponse function is not set (RMDE0 bit of the M_CTRLn register = 0).

E_INT0	Transmit completion interrupt enable flag
0	Interrupt disabled
1	Interrupt enabled

## (b) Write

set E_INT6	clear E_INT6	E_INT6 bit setting
0	1	E_INT6 interrupt cleared
1	0	E_INT6 interrupt set
Other th	an above	E_INT6 interrupt not changed

set E_INT5	clear E_INT5	E_INT5 bit setting
0	1	E_INT5 interrupt cleared
1	0	E_INT5 interrupt set
Other th	an above	E_INT5 interrupt not changed

set E_INT4	clear E_INT4	E_INT4 bit setting
0	1	E_INT4 interrupt cleared
1	0	E_INT4 interrupt set
Other th	an above	E_INT4 interrupt not changed

set E_INT3	clear E_INT3	E_INT3 bit setting
0	1	E_INT3 interrupt cleared
1	0	E_INT3 interrupt set
Other th	an above	E_INT3 interrupt not changed

set E_INT2	clear E_INT2	E_INT2 bit setting
0	1	E_INT2 interrupt cleared
1	0	E_INT2 interrupt set
Other th	an above	E_INT2 interrupt not changed

set E_INT1	clear E_INT1	E_INT1 bit setting
0	1	E_INT1 interrupt cleared
1	0	E_INT1 interrupt set
Other th	an above	E_INT1 interrupt not changed

set E_INT0	clear E_INT0	E_INT0 bit setting
0	1	E_INT0 interrupt cleared
1	0	E_INT0 interrupt set
Other th	an above	E_INT0 interrupt not changed

(2/2)

# 18.4.24 CANn bus active register (CnBA)

The CnBA register indicates frame information output via the CAN bus.

This register is read-only, in 16-bit units.

The C2BA register is valid only in models  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y.

After reset: 00FFH		R	Addresses:	C1BA: xxmFFC5AH (m = 3, 7, B) C2BA: xxmFFC9AH (m = 3, 7, B)					
	15	14	13	12	11	10	9	8	
CnBA	0	0	0	CACT4	CACT3	CACT2	CACT1	CACT0	
(n = 1, 2)	7	6	5	4	3	2	1	0	
	TMNO7	TMNO6	TMNO5	TMNO4	TMNO3	TMNO2	TMNO1	TMNO0	
	CACT4	САСТЗ	CACT2	CACT1	CACT0	CAN module status			
	0	0	0	0	0	Reset state			
	0	0	0	0	1	Bus idle w	ait		
	0	0	0	1	0	Bus idle st	tate		
	0	0	0	1	1	Start of frame			
	0	0	1	0	0	Standard identifier area			
	0	0	1	0	1	Data length code area			
	0	0	1	1	0	Data field area			
	0	0	1	1	1	CRC field area			
	0	1	0	0	0	CRC delimiter			
	0	1	0	0	1	1ACK slot0ACK delimiter1End of frame area0Intermission state1Suspend transmission0Error frame1Error delimiter wait0Error delimiter			
	0	1	0	1	0			iter	
	0	1	0	1	1				
	0	1	1	0	0				
	0	1	1	0	1			1	
	0	1	1	1	0				
	0	1	1	1	1				
	1	0	0	0	0				
	1	0	0	0	1	Bus off error			
	1	0	0	1	0	Extended	identifier are	ea	
	Ot		her than ab	her than above Setting prohibited					
	TMNO7 t	o TMNO0	Transmission message counter						
	0 to	0 31	Message transmitte	number of m d	essage awa	uiting transm	ission or bei	ng	
	32 to	254	Not used						
	25	55	No messages awaiting transmission or being transmitted						

#### 18.4.25 CANn bit rate prescaler register (CnBRP)

The CnBRP register is used to set the transmission baud rate for the CAN module.

Use the CnBRP register to select the CAN protocol layer main clock ( $f_{BTL}$ ). The baud rate is determined by the value set to the CnSYNC register.

While in normal operating mode (CnDEF register's MOM bit = 0), writing to the CnBRP register is enabled only when the initialization mode has been set (CnCTRL register's INIT bit = 1).

This register can be read/written in 16-bit units.

The C2BRP register is valid only in models µPD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y.

# Caution While in diagnostic processing mode (CnDEF register's MOM bit = 1), the CnBRP register can be accessed only when the initialization mode has been set.
								C2BRP: x	xmFFC9CH	(m = 3, 7, B	5) 5)	
a) When TLM = 0	1	5		14	13	1	2	11	10	9	8	
CnBRP	TI	M		0	0	(	)	0	0	0	0	
(n = 1, 2)		7		6	5		4	3	2	1	0	
		0	BT	YPE	BRP5	BF	P4	BRP3	BRP2	BRP1	BRP0	
b) When TLM = 1	1	5		14	13	1	2	11	10	9	8	
CnBRP	TI	M		0	0	(	)	0	0	0	BTYPE	
(n = 1, 2)		7	1	6	5		4	3	2	1	0	
	BRP7		В	RP6	BRP5	BF	P4	BRP3	BRP2	BRP1	BRP0	
(a) When TL	_M = 0	)										
	TI	M				Trar	sfer la	yer mode sj	pecification			
		0	6-b	it presc	aler mode							
	BT	YPE				C	AN bu	s type spec	ification			
		) Low speed (≤ 125 Kbps)										
		1	High speed (> 125 Kbps)									
	а	BRI	P5	BRP	94 BR	P3	BRP2	BRP1	BRP0	CAN pro base sy (t	otocol layer stem clock fв⊤∟)	
	0	0		0	C	)	0	0	0	fмем/2		
	1	0		0	C	)	0	0	1	fмем/4		
	2	0		0	C	)	0	1	0	fмем/6		
	3	0		0	C	)	0	1	1	fмем/8		
						:				fм∈м/{(а	+ 1) × 2}	
	60	1		1	1		1	0	0	fмем/122		
	61	1		1	1		1	0	1	fмем/124		
	62	1		1	1		1	1	0	fмем/126		
	63	1		1	1		1	1	1	fмем/128		
	Rem	ark	fвт∟ = а — (	= fмем/{(	(a + 1) × : (set by b	2}: CAI	N prote	ocol layer	base syste	m clock		

1

(1/2)

(2/2)

TLM				Tr	ansfer la	iyer mod	e specifi	cation		
	1	8-bit prescaler mode								
BTYPE 0			CAN bus type specification							
		Low speed (≤ 125 Kbps)								
	1	High spe	ed (> 12	5 Kbps)						
									r	
а	BRP7	7 BRP6	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	CAN protocol layer base system clock (fBTL)	
0	0	0	0	0	0	0	0	0	Setting prohibited	
1	0	0	0	0	0	0	0	1	fмем/2	
2	0	0	0	0	0	0	1	0	fмем/З	
3	0	0	0	0	0	0	1	1	fмем/4	
				:					fмем/(a + 1)	
252	1	1	1	1	1	1	0	0	fмем/253	
253	1	1	1	1	1	1	0	1	fмем/254	
254	1	1	1	1	1	1	1	0	fмем/255	
255	1	1	1	1	1	1	1	1	fмем/256	

#### 18.4.26 CANn bus diagnostic information register (CnDINF)

The CnDINF register indicates all the CAN bus bits, including the stuff bits and delimiters. This information is used only for diagnostic purposes.

Because the number of bits starting from SOF is added at each frame, the actual number of bits is the value obtained by subtracting the previous data.

This register is read-only in 16-bit units.

The C2DINF register is valid only in models  $\mu$ PD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y.

- Cautions 1. The CnDINF register can be accessed only while in diagnostic processing mode (CnDEF register's MOM bit = 1) and in the normal operating mode of the CANn control register (CnCTRL register's INIT bit = 0). In normal operating mode of the CANn definition register (CnDEF register's MOM bit = 0), this register cannot be accessed.
  - 2. Storage of the last 8 bits is automatically stopped if an error or a valid message (ACK delimiter) is detected on the CAN bus. Storage is automatically reset each time when SOF is detected on the CAN bus.

After rese	:: 0000H		R	Addresses:	C1DINF: x C2DINF: x	xmFFC5CH xmFFC9CH	(m = 3, 7, E (m = 3, 7, E	5) 5)		
	15	14	13	12	11	10	9	8		
CnDINF	DINF15	DINF14	DINF13	DINF12	DINF11	DINF10	DINF9	DINF8		
(n = 1, 2)	7	6	5	4	3	2	1	0		
	DINF7	DINF6	DINF5	DINF4	DINF3	DINF2	DINF1	DINF0		
	DIN	IFa		CAN bus diagnostic information						
	DINF151	to DINF8	Number of	bits starting	from SOF					
	DINF7 to	DINF0	Information	nation from last 8 bits						

## 18.4.27 CANn synchronization control register (CnSYNC)

The CnSYNC register controls the data bit time for transmission speed.

This register can be read/written in 16-bit units.

The C2SYNC register is valid only in models µPD703076AY, 703079AY, 703079Y, 70F3079AY, and 70F3079Y.

## Cautions 1. The CPU is able to read the CnSYNC register at any time.

- 2. Writing to the CnSYNC register is enabled in initialization mode (when CnCTRL register's INIT bit = 1).
- 3. The limit values of the CAN protocol when setting the SPTa bit and DBTa bit are as follows (a = 0 to 4).
  - 5 × BTL ≤ SPT (sampling point) ≤ 17 × BTL [4 ≤ SPT4 to SPT0 set values ≤ 16]
  - 8 × BTL  $\leq$  DBT (data bit time)  $\leq$  25 × BTL [7  $\leq$  DBT4 to DBT0 set values  $\leq$  24]
  - SJW (Synchronization jump width) ≤ DBT SPT
  - $2 \leq (DBT SPT) \leq 8$





10	$\langle n \rangle$
(2	12)

SPT4	SPT3	SPT2	SPT1	SPT0	Position of sampling point
0	0	0	1	0	$BTL \times 3^{Note}$
0	0	0	1	1	$BTL \times 4^{Note}$
0	0	1	0	0	BTL×5
0	0	1	0	1	BTL×6
0	0	1	1	0	BTL×7
0	0	1	1	1	BTL×8
0	1	0	0	0	BTL×9
0	1	0	0	1	BTL × 10
0	1	0	1	0	BTL×11
0	1	0	1	1	BTL × 12
0	1	1	0	0	BTL×13
0	1	1	0	1	BTL×14
0	1	1	1	0	BTL×15
0	1	1	1	1	BTL×16
1	0	0	0	0	BTL×17
	Ot	her than abo	ove		Setting prohibited
Sampling p	point within b	it timing is s	elected.		
DBT4	DBT3	DBT2	DBT1	DBT0	Data bit time
0	0	1	1	1	BTL × 8
0	1	0	0	0	BTL × 9
0	1	0	0	1	BTL × 10
0	1	0	1	0	BTL×11
-	1	0	1	1	BTL × 12
0	-	-	0	0	
0	1		<u> </u>		BILXI3
0 0 0	1	1	0	1	BTL × 13 BTL × 14
0 0 0 0	1 1 1	1 1 1	0	1 0	BTL × 13 BTL × 14 BTL × 15
0 0 0 0 0	1 1 1 1	1 1 1 1	0 1 1	1 0 1	BTL × 13 BTL × 14 BTL × 15 BTL × 16
0 0 0 0 0 1	1 1 1 1 0	1 1 1 1 0	0 1 1 0	1 0 1 0	BTL × 13 BTL × 14 BTL × 15 BTL × 16 BTL × 17
0 0 0 0 1 1	1 1 1 0 0	1 1 1 0 0	0 1 1 0 0	1 0 1 0 1	BTL × 13 BTL × 14 BTL × 15 BTL × 16 BTL × 17 BTL × 18
0 0 0 0 1 1 1	1 1 1 0 0 0	1 1 1 0 0 0	0 1 1 0 0 1	1 0 1 0 1 0	BTL × 13 BTL × 14 BTL × 15 BTL × 16 BTL × 17 BTL × 18 BTL × 19
0 0 0 0 1 1 1 1 1	1 1 1 0 0 0 0 0	1 1 1 0 0 0 0	0 1 1 0 0 1 1	1 0 1 0 1 0 1	BTL × 13 BTL × 14 BTL × 15 BTL × 16 BTL × 17 BTL × 18 BTL × 19 BTL × 20
0 0 0 0 1 1 1 1 1 1 1	1 1 1 0 0 0 0 0 0 0	1 1 1 0 0 0 0 0 1	0 1 1 0 0 1 1 1 0	1 0 1 0 1 0 1 0 1 0	BTL × 13 BTL × 14 BTL × 15 BTL × 16 BTL × 17 BTL × 18 BTL × 19 BTL × 20 BTL × 21
0 0 0 0 1 1 1 1 1 1 1 1 1	1 1 1 0 0 0 0 0 0 0 0 0	1 1 1 0 0 0 0 1 1	0 1 1 0 0 1 1 1 0 0	1 0 1 0 1 0 1 0 1 0	BTL × 13         BTL × 14         BTL × 15         BTL × 16         BTL × 17         BTL × 18         BTL × 19         BTL × 20         BTL × 21         BTL × 22
0 0 0 1 1 1 1 1 1 1 1 1 1 1	1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 0 0 0 0 1 1 1	0 1 1 0 0 1 1 0 0 1	1 0 1 0 1 0 1 0 1 0 1 0	BTL × 13         BTL × 14         BTL × 15         BTL × 16         BTL × 17         BTL × 18         BTL × 19         BTL × 20         BTL × 21         BTL × 22         BTL × 23
0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 0 0 0 0 1 1 1 1 1	0 1 1 0 0 1 1 0 0 0 1 1 1 1	1 0 1 0 1 0 1 0 1 0 1 0	BTL × 13         BTL × 14         BTL × 15         BTL × 16         BTL × 17         BTL × 18         BTL × 19         BTL × 20         BTL × 21         BTL × 22         BTL × 23         BTL × 24
0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1	1 1 1 0 0 0 0 1 1 1 1 1 0	0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0 1 0 1 0 1 0 1 0 1 0 1 0	BTL × 13         BTL × 14         BTL × 15         BTL × 16         BTL × 17         BTL × 18         BTL × 20         BTL × 21         BTL × 22         BTL × 23         BTL × 24         BTL × 25
0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 0 0 0 0 1 1 1 1 1 0 her than abo	0 1 1 0 0 1 1 0 0 1 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0 1 0 1 0 1 0 1 0 1 0 1 0	BTL × 13         BTL × 14         BTL × 15         BTL × 16         BTL × 17         BTL × 18         BTL × 20         BTL × 21         BTL × 22         BTL × 23         BTL × 25         Setting prohibited

**Note** This setting is reserved for setting sample point extension and is not compliant with the CAN protocol specifications.

**Remark** BTL = 1/fBTL (fBTL: CAN protocol layer base system clock)

## 18.5 Cautions Regarding Bit Set/Clear Function

The FCAN control registers include registers whose bits can be set or cleared via the CPU and via the CAN interface. An operation error occurs if values are written directly to these registers, so do not directly write values to them (via bit manipulation, read/modify/write, or direct writing of target values).

- CAN global status register (CGST)
- CAN global interrupt enable register (CGIE)
- CANn control register (CnCTRL)
- CANn definition register (CnDEF)
- CANn interrupt enable register (CnIE)

## **Remark** n = 1, 2

All 16 bits in the above registers can be read via the usual method. Use the procedure described in Figure 18-3 to set or clear the lower 8 bits in these registers.

Setting or clearing the lower 8 bits in the above registers is performed in combination with the higher 8 bits (see **Figure 18-4**). Figure 18-3 shows how the values of set bits or clear bits relate to set/clear/no change operations in the corresponding register.



	Evenuela of D		~ ^
ridure io-s.	Example of D	n senno/Ciearini	a Oberations

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
set 7	set 6	set 5	set 4	set 3	set 2	set 1	set 0	clear 7	clear 6	clear 5	clear 4	clear 3	clear 2	clear 1	clear (
	•	•			•		•		•	•	-	-	•	-	
	:	set n				clear	'n			Status c	f bit n at	fter bit s	et/clear	operatio	on
	0 0						No change								
		0				1			0						
		1				0			1						
		1				1			No change						

Figure 18-4. 16-Bit Data During Write Operation

### **18.6 Time Stamp Function**

- Cautions 1. In the  $\mu$ PD703075AY, 703076AY, 703078AY, 703079AY, and 70F3079AY, the time stamp function by SOF detection at message transmission/reception cannot be used. Only the time stamp function by EOF detection at message reception can be used for the  $\mu$ PD703075AY, 703076AY, 703078AY, 703079AY, and 70F3079AY. However, only the value captured by the M\_TIME register is valid when the TSM bit of the CGST register is set to 1 and the TMR bit of the CnCTRL register is set to 1.
  - 2. When two FCAN channels are simultaneously used and the time stamp function using SOF detection at message reception is used in the  $\mu$ PD703079Y and 70F3079Y, the following software countermeasures should be taken.
    - Do not set mask 2 (MT2 to MT0 bits of the M\_CONF00 to M\_CONF31 registers = 100) or mask 3 (MT2 to MT0 bits of the M\_CONF00 to M\_CONF31 registers = 101) as the receive buffer in the receive buffer mask setting.
    - Prohibit the use of the last message buffer (32th) on software.
    - Disable the interrupt of the last message buffer (32th).
    - Do not set three or more transmit request flags (set TRQ bit = 1 and clear TRQ bit = 0 in the SC\_STAT00 to SC\_STAT31 registers) of FCAN1 or FCAN2 at the same time.

The FCAN controller supports a time stamp function. This function is needed to build a global time system. The time stamp function is implemented using a 16-bit free-running time stamp counter.

Two types of time stamp functions can be selected for message reception in the FCAN controller. Use bit 3 (TMR) of the CANx control register (CxCTRL) to set the desired time stamp function (x = 1, 2). When the TMR bit is 0, the time stamp counter value is captured after the SOF is detected on the CAN bus (see **Figure 18-5**) and when the TMR bit is 1, the time stamp counter value is captured after the EOF is detected on the CAN bus (a valid message is confirmed) (see **Figure 18-6**).



#### Figure 18-5. Time Stamp Function Setting for Message Reception (When CxCTRL Register's TMR Bit = 0)

## Figure 18-6. Time Stamp Function Setting for Message Reception (When CxCTRL Register's TMR Bit = 1)



In a global time system, the time value must be captured using the SOF.

In addition, the ability to capture the time stamp counter value when message is stored in CAN message buffer n is useful for evaluating the FCAN controller's performance.

The captured time stamp counter value is stored in CAN message buffer n, so CAN message buffer n has its own time stamp function (n = 00 to 31).

When the SOF is detected on the CAN bus while transmitting a message, there is an option to replace the last two bytes of the message with the captured time stamp counter value by setting bit 5 (ATS) of CAN message control register n (M\_CTRLn). This function can be selected for CAN message buffer n on a buffer by buffer basis. Figure 18-7 shows the time stamp setting when the ATS bit = 1.

## Figure 18-7. Time Stamp Function Setting for Message Transmission (When M\_CTRL Register's ATS Bit = 1)



**Note** The ATS bit of the M\_CTRLn register must be 1 and the data length must be more than 2 bytes to add the time stamp counter value to the transmit message.

**Remark** n = 00 to 31

Data Field DLC Bit Value <sup>Note 1</sup>	Data 1	Data 2	Data 3	Data 4	Data 5	Data 6	Data 7	Data 8
1	M_DATAn0 register value	-	-	-	-	-	-	-
2	Note 2	Note 3	-	-	-	-	-	-
3	M_DATAn0 register value	Note 2	Note 3	-	-	-	-	-
4	M_DATAn0 register value	M_DATAn1 register value	Note 2	Note 3	_	_	_	-
5	M_DATAn0 register value	M_DATAn1 register value	M_DATAn2 register value	Note 2	Note 3	-	-	_
6	M_DATAn0 register value	M_DATAn1 register value	M_DATAn2 register value	M_DATAn3 register value	Note 2	Note 3	-	_
7	M_DATAn0 register value	M_DATAn1 register value	M_DATAn2 register value	M_DATAn3 register value	M_DATAn4 register value	Note 2	Note 3	_
8	M_DATAn0 register value	M_DATAn1 register value	M_DATAn2 register value	M_DATAn3 register value	M_DATAn4 register value	M_DATAn5 register value	Note 2	Note 3
9 to 15	M_DATAn0 register value	M_DATAn1 register value	M_DATAn2 register value	M_DATAn3 register value	M_DATAn4 register value	M_DATAn5 register value	Note 2	Note 3

# Table 18-12. Example When Adding Captured Time Stamp Counter Value to Last 2 Bytes of Transmit Message

## Notes 1. See 18.4.1 CAN message data length registers 00 to 31 (M\_DLC00 to M\_DLC31).

- 2. The lower 8 bits of the time stamp counter value when the SOF is detected on the CAN bus
- 3. The higher 8 bits of the time stamp counter value when the SOF is detected on the CAN bus

**Remark** n = 00 to 31

## 18.7 Message Processing

A modular system is used for the FCAN controller. Consequently, messages can be placed at any location within the message area.

The messages can be linked to mask functions that are in turn linked to CAN modules.

#### 18.7.1 Message transmission

The FCAN system is a multiplexed communication system. The priority of message transmission within this system is determined based on message identifiers (IDs).

To facilitate communication processing by application software when there are several messages awaiting transmission, the CAN module uses hardware to check the message IDs and automatically determine whether or not linked messages are prioritized.

This eliminates the need for software-based priority control.

In addition, the priority at transmission can be controlled by setting the PBB bit of the CnDEF register.

• When the PBB bit is set to 0 (see Figure 18-8)

Transmission priority is controlled by the identifier (ID).

The number<sup>Note</sup> of messages waiting to be transmitted in the message buffer that can be set simultaneously by application software is up to five messages per CAN module.

Note The number of message buffers when the TRQ bit of the M\_STAT00 to M\_STAT31 registers = 1.

When the PBB bit is set to 1 (see Figure 18-9)
 Transmission priority is controlled by the message numbers.
 The number of messages waiting to be transmitted in the message buffer is not limited by the application software.









#### 18.7.2 Message reception

When two or more message buffers of the CAN module receive a message, the storage priority of the received messages is as follows (the storage priority differs between data frames and remote frames).

Priority	Conditions
2 (High)	Unmasked message buffer
3	Message buffer linked to mask 0
4	Message buffer linked to mask 1
5	Message buffer linked to mask 2
6 (Low)	Message buffer linked to mask 3

## Table 18-13. Storage Priority for Data Frame Reception

## Table 18-14. Storage Priority for Remote Frame Reception

Priority	Conditions
1 (High)	Transmit message buffer
2	Unmasked message buffer
3	Message buffer linked to mask 0
4	Message buffer linked to mask 1
5	Message buffer linked to mask 2
6 (Low)	Message buffer linked to mask 3

A message (data frame or remote frame) is always stored in a receive message buffer with a higher priority, not in a receive buffer with a lower priority. For example, when the unmasked receive message buffer and the message buffer linked to mask 0 have the same ID, a message is always stored in the unmasked receive message buffer even if the unmasked receive message buffer has already received a message.

When two or more message buffers with the same priority exist in the same CAN module, the priority is as follows.

#### Table 18-15. Priority of Same Priority Level

Priority	Condition
1 (High)	DN bit of M_STAT register is not set (1)
2 (Low)	DN bit of M_STAT register is set (1)

When two or more message buffers with the same priority exist, the message buffer with the smaller message number takes precedence.

Also, when two or more message buffers with the same ID exist, the message buffer with the smaller message number takes precedence.

### 18.8 Mask Function

A mask linkage function can be defined for each received message.

This means that there is no need to distinguish between local masks and global masks.

When the mask function is used, the received message's identifier is compared with the message buffer's identifier and the message can be stored in the defined message buffer regardless of whether the mask sets "0" or "1" as a result of the comparison.

When the mask function is operating, a bit whose value is defined as "1" by masking is not subject to the abovementioned comparison between the received message's identifier and the message buffer's identifier.

However, this comparison is performed for any bit whose value is defined as "0" by masking.

For example, let us assume that all messages that have a standard-format ID in which bits ID27 to ID25 = 0 and bits ID24 and ID22 = 1 are to be stored in message buffer 14 (which is linked by CAN module 1 or mask 1 as was explained in **18.4.6**). The procedure for this example is shown below.

#### <1> Identifier bits to be stored in message buffer



## <2> Identifier bits set to message buffer 14 (example)

(Using CAN message ID registers L14 and H14 (M\_IDL14 and M\_IDH14))

0	0	0	0	1	0	1	0	0	0	0
ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7
0	0	0	0	0	0	0	0	0	0	0
ID6	ID5	ID4	ID3	ID2	ID1	ID0				
0	0	0	0	0	0	0				

# <3> Mask setting for CAN module 1 (mask 1) (example)

(Using CAN1 address mask 1 registers L and H (C1MASKL1 and C1MASKH1))

CMID17	CMID16									<u>i</u>
	0	CMID15	CMID14	CMID13	CMID12	CMID11	CMID10	CMID9	CMID8	CMID7
1	1	1	1	1	1	1	1	1	1	1
CMID6	CMID5	CMID4	CMID3	CMID2	CMID1	CMID0				
1	1	1	1	1	1	1				
1: Do not compare (mask) 0: Compare										

## 18.9 Protocol

FCAN is a high-speed multiplex communication protocol designed to enable real-time communications in automotive applications. The CAN specification is generally divided into two layers (physical layer and data link layer). In turn, the data link layer includes logical link control and medium access control. The composition of these layers is illustrated in Figure 18-10 below.

#### Figure 18-10. Composition of Layers

gher	Application layer		Not applicable	
Data link layer	Logical link control (LLC)	Message and status handling rules		
		Medium access control (MAC)	Protocol rules	
ower Physical lay		ayer	Signal level and bit expression rules	

#### 18.9.1 Protocol mode function

#### (1) Standard format mode

In this mode 2048 different identifiers can be set. The standard format mode uses 11-bit identifiers, which means that it can handle up to 2032 messages.

#### (2) Extended format mode

This mode is used to extend the number of identifiers that can be set.

- While the standard format mode uses 11-bit identifiers, the extended format mode uses 29-bit (11 bits + 18 bits) identifiers which increases the number of messages that can be handled to 2048 × 2<sup>18</sup> messages.
- Extended format mode is set when "recessive (R): recessive in wired OR" is set for both the SRR and IDE bits in the arbitration field.
- When an extended format mode message and a standard format mode remote frame are transmitted at the same time, the node that transmitted the extended format mode message is set to receive mode.

#### 18.9.2 Message formats

Four types of frames are used in CAN protocol messages. The output conditions for each type of frame are as follows.

- Data frame: Frame used for transmit data
- Remote frame: Frame used for transmit requests from receiving side
- Error frame: Frame that is output when an error has been detected
- Overload frame: Frame that is output when receiving side is not ready

RemarkDominant (D):Dominant in wired ORRecessive (R):Recessive in wired ORIn the figure shown below, (D) = 0 and (R) = 1.

## (1) Data frame and remote frame

#### <1> Data frame

A data frame is the frame used for transmit data. This frame is composed of seven fields.



Figure 18-11. Data Frame

## <2> Remote frame

A remote frame is transmitted when the receiving node issues a transmit request.

A remote frame is similar to a data frame, except that the "data field" is deleted and the RTR bit of the "arbitration field" is recessive.





## (2) Description of fields

#### <1> Start of frame (SOF)

The start of frame field is a 1-bit dominant (D) field that is located at the start of a data frame or remote frame.





- The start of frame field starts when the bus line level changes.
- When "dominant (D)" is detected at the sample point, reception continues.
- When "recessive (R)" is detected at the sample point, bus idle mode is set.

## <2> Arbitration field

The arbitration field is used to set the priority, data frame or remote frame, and protocol mode. This field includes an identifier, frame setting (RTR bit), and protocol mode setting bit.









#### Table 18-16. RTR Frame Settings

Frame Type	RTR Bit
Data frame	Dominant
Remote frame	Recessive

Table 18-17. Protocol Mode Setting and Number of Identifier (ID) Bits

Protocol Mode	SRR Bit	IDE Bit	No. of Bits
Standard format mode	None	Dominant (D)	11 bits
Extended format mode	Recessive (R)	Recessive (R)	29 bits

## <3> Control field

The control field sets "N" as the number of data bytes in the data field (N = 0 to 8). r1 and r0 are fixed as dominant (D). The data length code bits (DLC3 to DLC0) set the byte count.

Remark DLC3 to DLC0: Bits 3 to 0 in CAN message data length registers 00 to 31 (M\_DLC00 to M\_DLC31) (See 18.4.1)



#### Figure 18-16. Control Field

In standard format mode, the arbitration field's IDE bit is the same bit as the r1 bit.

	Data Len	Data Byte Count		
DLC3	DLC2	DLC1	DLC0	
0	0	0	0	0 bytes
0	0	0	1	1 byte
0	0	1	0	2 bytes
0	0	1	1	3 bytes
0	1	0	0	4 bytes
0	1	0	1	5 bytes
0	1	1	0	6 bytes
0	1	1	1	7 bytes
1	0	0	0	8 bytes
	Other tha	an above	8 bytes regardless of the value of DLC3 to DLC0	

## Table 18-18. Data Length Code Settings

Caution In the remote frame, there is no data field even if the data length code is not 0000B.

## <4> Data field

The data field contains the amount of data set by the control field. Up to 8 units of data can be set.

**Remark** Data units in the data field are each 8 bits long and are ordered MSB first.

#### Figure 18-17. Data Field



## <5> CRC field

The CRC field is a 16-bit field that is used to check for errors in transmit data. It includes a 15-bit CRC sequence and a 1-bit CRC delimiter.





- The polynomial P(X) used to generate the 15-bit CRC sequence is expressed as:  $X^{15} + X^{14} + X^{10} + X^8 + X^7 + X^4 + X^3 + 1$
- Transmitting node: No bit stuffing in start of frame, arbitration field, control field, or data field: the transferred CRC sequence is calculated entirely from basic data bits.
- Receiving node: The CRC sequence calculated using data bits that exclude the stuffing bits in the receive data is compared with the CRC sequence in the CRC field. If the two CRC sequences do not match, the node is passed to an error frame.

## <6> ACK field

The ACK field is used to confirm normal reception. It includes a 1-bit ACK slot and a 1-bit ACK delimiter.

#### Figure 18-19. ACK Field



• The receiving node outputs the following depending on whether or not an error is detected between the start of frame field and the CRC field.

If an error is detected: ACK slot = Recessive (R)

- If no error is detected: ACK slot = Dominant (D)
- The transmitting node outputs two "recessive(R)" bits and confirms the receiving node's receive status.

### <7> End of frame (EOF)

The end of frame field indicates the end of transmission or reception. It includes 7 "recessive(R)" bits.

#### Figure 18-20. End of Frame (EOF)

(Ack field) ─ <del>►   -</del>	End of frame –	
R D	(7 bits)	

#### <8> Interframe space

The interframe space is inserted after the data frame, remote frame, error frame, and overload frame to separate one frame from the next one.

• Error active node

When the bus is idle, transmit enable mode is set for each node. Transmission then starts from a node that has received a transmit request.

If the node is an error active node, the interframe space is composed of a 3- or 2-bit intermission field and bus idle field.

Error passive node

After an 8-bit bus idle field, transmit enable mode is set. Receive mode is set if a transmission starts from a different node during bus idle mode.

The error passive node is composed of an intermission field, suspend transmission field, and bus idle field.



## Figure 18-21. Interframe Space

Transmit Status	Operation
No pending transmissions	A receive operation is performed when start of frame output by other node is detected.
Pending transmission exists	The identifier is transmitted when start of frame output by local node is detected.

#### Table 18-19. Operation When Third Bit of Intermission Is "Dominant (D)"

#### <9> Error frame

An error frame is used to output from a node in which an error has been detected.

When a passive error flag is being output, if there is "dominant (D)" output from another node, the passive error flag does not end until 6 consecutive bits are detected on the same level. If the bit following the 6 consecutive "recessive (R)" bits is "dominant (D)", the error frame ends when the next "recessive (R)" bit is detected.





## <10> Overload frame

An overload frame is output starting from the first bit in an intermission in cases where the receiving node is not yet ready to receive.

If a bit error is detected during intermission mode, it is output starting from the bit following the bit where the bit error was detected.



#### Figure 18-23. Overload Frame

#### 18.10 Functions

## 18.10.1 Determination of bus priority

#### (1) When one node has starting transmitting

• In bus idle mode, the node that outputs data first starts transmitting.

#### (2) When several nodes have started transmitting

- The node that has the longest string of consecutive "dominant (D)" bits starting from the first bit in the arbitration field has top priority for bus access ("dominant (D)" bits take precedence due to wired OR bus arbitration).
- The transmitting node compares the arbitration field which it has output and the bus data level

#### Table 18-20. Determination of Bus Priority

Matched levels	Transmission continues
Mismatched levels	When a mismatch is detected, data output stops at the next bit, and the operation switches to reception.

#### (3) Priority between data frame and remote frame

• If a bus conflict occurs between a data frame and a remote frame, the data frame takes priority because its last bit (RTR) is "dominant (D)".

#### 18.10.2 Bit stuffing

Bit stuffing is when one bit of inverted data is added for resynchronization to prevent burst errors when the same level is maintained for at least five consecutive bits.

#### Table 18-21. Bit Stuffing

Transmit	When transmitting data frames and remote frames, if the same level is maintained for at least five bits between the start of frame and CRC fields, one bit of data whose level is inverted from the previous level is inserted before the next bit.
Receive	When receiving data frames and remote frames, if the same level is maintained for at least five bits between the start of frame and CRC fields, the next bit of data is deleted before reception is resumed.

#### 18.10.3 Multiple masters

Since bus priority is determined based on the identifier, any node can be used as the bus master.

#### 18.10.4 Multi-cast

Even when there is only one transmitting node, the same identifier can be set for several nodes, so that the same data can be received by several nodes at the same time.

## 18.10.5 CAN sleep mode/CAN stop mode function

The CAN sleep mode/CAN stop mode function can be used to set the FCAN controller to sleep (standby) mode to reduce power consumption.

The CAN sleep mode is set via the procedure stipulated in the CAN specifications. The CAN sleep mode can be set to wake up by the bus operation, however the CAN stop mode cannot be set to wake up by bus operation (this is controlled via CPU access).

## 18.10.6 Error control function

## (1) Types of errors

Error Type	Descriptio	on of Error		Detected Status
	Detection Method	Detection Condition	Transmit/ Receive	Field/Frame
Bit error	Comparison of output level and bus level (excludes stuff bits)	Mismatch between levels	Transmitting/ receiving nodes	Bits outputting data on bus in start of frame to end of frame, error frame, or overload frame
Stuff error	Use stuff bits to check receive data	Six consecutive bits of same-level data	Transmitting/ receiving nodes	Start of frame to CRC sequence
CRC error	Comparison of CRC generated from receive data and received CRC sequence	CRC mismatch	Receiving node	Start of frame to data field
Form error	Check fixed-format field/frame	Detection of inverted fixed format	Receiving node	<ul> <li>CRC delimiter</li> <li>ACK field</li> <li>End of frame</li> <li>Error frame</li> <li>Overload frame</li> </ul>
ACK error	Use transmitting node to check ACK slot	Use ACK slot to detect recessive	Transmitting node	ACK slot

## Table 18-22. Types of Errors

#### (2) Error frame output timing

#### Table 18-23. Error Frame Output Timing

Error Type	Output Timing
Bit error, stuff error, form error, ACK error	Error frame is output at the next bit following the bit where error was detected
CRC error	Error frame is output at the next bit following the ACK delimiter

## (3) Handling of errors

The transmitting node retransmits the data frame or remote frame after the error frame has been transmitted.

#### (4) Error statuses

## (a) Types of error statuses

The three types of error statuses are listed below.

Error active Error passive Bus off

- The error status is controlled by the transmit error counter and receive error counter (see 18.4.22 CANn error count register (CnERC)).
- The various error statuses are categorized according to their error counter values.
- The error flags used for error statuses differ between transmit and receive operations.
- When the error counter value reaches 96 or more, the bus status must be tested since the bus may become seriously damaged.
- During start-up, if only one node is active, the error frame and data are repeatedly re-sent because no ACK is returned even data has been transmitted.

In such cases, bus off mode cannot be set. Even if the transmitting node that is sending the transmit message repeatedly experiences an error status, bus off mode cannot be set.

Error Status Type	Operation	Error Counter Value	Type of Output Error Flag
Error active	Transmit/ receive	0 to 127	Active error flag (6 consecutive "dominant (D)" bits)
Error passive	Transmit	128 to 255	Passive error flag (6 consecutive "recessive
	Receive	128 or more	(R)" bits)
Bus off	Transmit	256 or more	Transfer is not possible. When a string of at least 11 consecutive "recessive (R)" bits occurs 128 times, the error counter is zero-cleared and error active status can be resumed.

## Table 18-24. Types of Error Statuses

## (b) Error counter

The error counter value is incremented each time an error occurs and is decremented when a transmit or receive operation ends normally. The count up/count down timing occurs at the first bit of the error delimiter.

Status	Transmit Error Counter (TEC7 to TEC0)	Receive Error Counter (REC7 to REC0)
When receiving node has detected an error (except for bit errors that occur in an active error flag or overload flag)	No change	+1
When "dominant (D)" is detected following error frame's overload flag output by the receiving node	No change	+8
<ul> <li>When transmitting node has sent an error flag</li> <li>[When error counter = ±0]</li> <li>&lt;1&gt; When an ACK error was detected in error passive status and a "dominant (D)" was not detected during error flag output</li> <li>&lt;2&gt; When a stuff error occurs in the arbitration field</li> </ul>	+8	No change
Detection of bit error during output of active error flag or overload flag (transmitting node with error active status)	+8	No change
Detection of bit error during output of active error flag or overload flag (receiving node with error active status)	No change	+8
When 14 consecutive "dominant (D)" bits were detected from the start of each node's active error flag or overload flag, followed by detection of eight consecutive dominant bits. Each node has detected eight consecutive dominant bits after a passive error flag.	+8	+8
The transmitting node has completed a transmit operation without any errors (±0 if error counter value is 0).	-1	No change
The receiving node has completed a receive operation without any errors.	No change	<ul> <li>−1 (1 ≤ REC7 to REC0 ≤ 127)</li> <li>±0 (REC7 to REC0 = 0)</li> <li>127 is set (REC7 to REC0 &gt; 127)</li> </ul>

#### Table 18-25. Error Counter

#### (c) Occurrence of bit error during intermission

In this case, an overload frame occurs.

Caution When an error occurs, error control is performed according to the contents of the transmitting and receiving error counters as they existed prior to the error's occurrence. The error counter value is incremented only after an error flag has been output.

## 18.10.7 Baud rate control function

## (1) Prescaler

The FCAN controller of the V850/SF1 includes a prescaler for dividing the clock supplied to the CAN (fmem1). This prescaler generates a clock (fBTL) that is based on a division ratio ranging from 2 to 128 applied to the CAN base clock (fMEM) when the CnBRP register's TLM bit = 0, and from 2 to 256 when the TLM bit = 1 (see 18.4.25 CANn bit rate prescaler register (CnBRP)).

## (2) Nominal bit time (8 to 25 time quantum)

The definition of 1 data bit time is shown below.

**Remark** 1 time quantum = 1/fBTL





performed.

IPT is indicated by the expression below using the clock supplied to CAN (fMEM1).

 $IPT = 1/f_{MEM1} \times 3$ 

## (3) Data bit synchronization

- Since the receiving node has no synchronization signal, synchronization is performed using level changes that occur on the bus.
- As for the transmitting node, data is transmitted in sync with the transmitting node's bit timing.

## (a) Hardware synchronization

This is bit synchronization that is performed when the receiving node has detected a start of frame in bus idle mode.

- When a falling edge is detected on the bus, the current bit is assigned to the sync segment and the next bit is assigned to the prop segment. In such cases, synchronization is performed regardless of the SJW.
- Since bit synchronization must be established after a reset or after a wakeup, hardware synchronization is performed only at the first level change that occurs on the bus (for the second and subsequent level changes, bit synchronization is performed as shown below).



## Figure 18-25. Coordination of Data Bit Synchronization

## (b) Resynchronization

Resynchronization is performed when a level change is detected on the bus (only when the previous sampling is at the recessive level) during a receive operation.

The edge's phase error is produced by the relative positions of the detected edge and sync segment.
 <Phase error symbols>

0: When edge is within sync segment Positive: Edge is before sample point (phase error)

Negative: Edge is after sample point (phase error)

- When the edge is detected as within the bit timing specified by the SJW, synchronization is performed in the same way as hardware synchronization.
- When the edge is detected as extending beyond the bit timing specified by the SJW, synchronization is performed on the following basis.

When phase error is positive: Phase segment 1 is lengthened to equal the SJW

When phase error is negative: Phase segment 2 is shortened to equal the SJW

• A "shifting" of the baud rate for the transmitting and receiving nodes moves the relative position of the sample point for data on the receiving node.

#### Figure 18-26. Resynchronization



## 18.11 Operations

## 18.11.1 Initialization processing

Figure 18-27 shows a flowchart of initialization processing. The register setting flow is shown in Figures 18-28 to 18-40.



Figure 18-27. Initialization Processing



Figure 18-28. Setting of CAN Main Clock Select Register (CGCS)

Figure 18-29. Setting of CAN Global Interrupt Enable Register (CGIE)





Figure 18-30. Setting of CAN Global Status Register (CGST)






Figure 18-32. Setting of CANn Synchronization Control Register (CnSYNC)











#### Figure 18-35. Setting of CANn Control Register (CnCTRL) (1/2)







Figure 18-36. Setting of CANn Address Mask a Registers L and H (CnMASKLa and CnMASKHa)















#### Figure 18-40. Setting of CAN Message Status Registers 00 to 31 (M\_STAT00 to M\_STAT31)

#### 18.11.2 Transmit setting

Transmit messages are output from the target message buffer.





#### 18.11.3 Receive setting

Receive messages are retrieved from the target message buffer.









#### 18.11.4 CAN sleep mode

In CAN sleep mode, the FCAN controller can be set to standby mode. A wakeup occurs when there is a bus operation.





#### Figure 18-45. Clearing of CAN Sleep Mode by CAN Bus Active Status





## Figure 18-46. Clearing of CAN Sleep Mode by CPU

## 18.11.5 CAN stop mode

In CAN stop mode, the FCAN controller can be set to standby mode. No wakeup occurs when there is a bus operation (stop mode is controlled by CPU access only).



Figure 18-47. CAN Stop Mode Setting

#### Figure 18-48. Clearing of CAN Stop Mode



#### 18.12 Rules for Correct Setting of Baud Rate

The CAN protocol limit values for ensuring correct operation of FCAN are described below. If these limit values are exceeded, a CAN protocol violation may occur, which can result in operation faults. Always make sure that settings are within the range of limit values.

- (a)  $5 \times BTL \le SPT$  (sampling point)  $\le 17 \times BTL$  [ $4 \le SPT4$  to SPT0 set values  $\le 16$ ]
- (b)  $8 \times BTL \le DBT$  (data bit time)  $\le 25 \times BTL$  [7  $\le DBT4$  to DBT0 set values  $\le 24$ ]
- (c) SJW (Synchronization Jump Width)  $\leq$  DBT SPT
- (d)  $2 \leq (DBT SPT) \leq 8$
- Remark
   BTL = 1/fBTL (fBTL: CAN protocol layer base system clock)

   SPT4 to SPT0 (bits 9 to 5 of CANn synchronization control register (CnSYNC))

   DBT4 to DBT0 (bits 4 to 0 of CANn synchronization control register (CnSYNC))

#### (1) Example of FCAN baud rate setting (when CnBRP register's TLM bit = 0)

The following is an example of how correct settings for the CnBRP register and CnSYNC register can be calculated.

Conditions from CAN bus:

<1>	CAN base clock frequency (fmem):	16 MHz
<2>	CAN bus baud rate:	83 kbps
<3>	Sampling point:	80% or more
<4>	SJW:	3 BTL

First, calculate the ratio between the CAN base clock frequency and the CAN bus baud rate frequency as shown below.

fmem / CAN bus baud rate = 16 MHz / 83 kHz  $\neq$  192.77  $\neq$  2<sup>6</sup>  $\times$  3

Set an even number between 2 and 128 to the CnBRP register's bits BRP5 to BRP0 as the setting for the prescaler (CAN protocol layer base system clock: fBTL), then set a value between 8 and 25 to the CnSYNC register's bits DBT4 to DBT0 as the data bit time.

Since it is assumed that the SJW value is 3, the maximum setting value for SPT (sampling point) is 3 less than the data bit time setting and is 17 or less.

 $(SPT \le DBT - 3 \text{ and } SPT \le 17)$ 

Prescaler	DBT	SPT (MAX.)	Calculated SPT
24	8	5	5/8 = 62.5%
16	12	9	9/12 = 75%
12	16	13	13/16 = 81%
8	24	17	17/24 = 71%

Given the above limit values, the following 4 settings are possible.



The settings that can actually be made for the V850/SF1 are in the range from <4> to <7> above (the section enclosed in broken lines).

Among these options in the range from <4> to <7> above, option <6> is the ideal setting for used when actually setting the register.

#### (i) Prescaler (CAN protocol layer base system clock: fBTL) setting

fBTL is calculated as below. • fBTL = fMEM/{(a + 1) × 2} : [0 ≤ a ≤ 63] Value a is set using bits 5 to 0 (BRP5 to BRP0) of the CnBRP register.  $f_{BTL} = 16 \text{ MHz/12}$   $= 16 \text{ MHz/{(5 + 1) × 2}}$ thus a = 5 Therefore, CnBRP register = 0005H

#### (ii) DBT (data bit time) setting

```
DBT is calculated as below.

• DBT = BTL × (a + 1) : [7 ≤ a ≤ 24]

Value a is set using bits 4 to 0 (DBT4 to DBT0) of the CnSYNC register.

DBT = BTL × 16
= BTL × (a + 1)
thus a = 15

Therefore, CnBRP register's bits DBT4 to DBT0 = 01111B

Note that 1/DBT = fBTL/16

\cong 1333 \text{ kHz/16}
\cong 83 \text{ kbps} (nearly equal to the CAN bus baud rate)
```

#### (iii) SPT (sampling point) setting

Given SJW = 3: SJW  $\leq$  DBT - SPT  $3 \leq 16 - SPT$ SPT  $\leq 13$ Therefore, SPT is set as 13 (max.) SPT is calculated as below. • SPT = BTL  $\times$  (a + 1) : [4  $\leq$  a  $\leq$  16] Value a is set using bits 9 to 5 (SPT4 to SPT0) of the CnSYNC register. SPT = BTL  $\times$  13 = BTL  $\times$  (12 + 1) thus a = 12 Therefore, the SPT4 to SPT0 bits of the CnSYNC register = 01100B

#### (iv) SJW (Synchronization Jump Width) setting

SJW is calculated as below. • SJW = BTL × (a + 1) :  $[0 \le a \le 3]$ Value a is set using bits11 and 10 (SJW1, SJW0) of the CnSYNC register. CnSYNC register's bits SJW1 and SJW0 = BTL × 3 = BTL × (2 + 1) thus a = 2 Therefore, the SJW1 and SJW0 bits of the CnSYNC register = 10B.

The CnSYNC register settings based on these results are shown in Figure 18-49 below.

	15	14	13	12	11	10	9	8
CnSYNC	0	0	0	SAMP	SJW1	SJW0	SPT4	SPT3
Setting	0	0	0	0	1	0	0	1
	7	6	5	4	3	2	1	0
	SPT2	SPT1	SPT0	DBT4	DBT3	DBT2	DBT1	DBT0
Setting	1	0	0	0	1	1	1	1

Figure 18-49. CnSYNC Register Settings

#### 18.13 Ensuring Data Consistency

When the CPU reads data from CAN message buffers, it is essential for the read data to be consistent. Two methods are used to ensure data consistency: sequential data read and burst read mode.

#### 18.13.1 Sequential data read

When the CPU performs sequential access of a message buffer, data is read from the buffer in the order shown in Figure 18-50 below.

Only the FCAN internal operation can set the M\_STATn register's DN bit (1) and only the CPU can clear it (0), so during the read operation the CPU must be able to check whether or not any new data has been stored in the message buffer.



#### Figure 18-50. Sequential Data Read

#### 18.13.2 Burst read mode

Burst read mode is implemented in the FCAN to enable faster access to complete messages and secure the synchrony of data.

Burst read mode starts up automatically each time the CPU reads the M\_DLCn register and data is then copied from the message buffer area to a temporary read buffer.

Data continues to be read from the temporary buffer as long as the CPU keeps directly incrementing (+1) the read address (in other words, when data is read in the following order: M\_DLCn register  $\rightarrow$  M\_CTRLn register  $\rightarrow$  M\_TIMEn register  $\rightarrow$  M\_DATAn0 to M\_DATAn7 registers  $\rightarrow$  M\_IDLn, M\_IDHn register).

If these linear address rules are not followed or if access is attempted to an address that is lower than the M\_IDHn register's address (such as the M\_CONFn register or M\_STATn register), burst read mode becomes invalid.

- Cautions 1. 16-bit read access is required for the entire message buffer area when using the burst read mode. If 8-bit access (byte read operation) is attempted, burst read mode does not start up even if the address is linearly incremented (+1) as described above.
  - 2. Be sure to read out the value of FCAN control registers other than the M\_DLCn register before starting the burst read mode.

**Remark** n = 00 to 31

## **18.14 Interrupt Conditions**

#### 18.14.1 Interrupts that occur for FCAN controller

When interrupts are enabled (condition <1>: the M\_CTRLm register's IE bit = 1, conditions other than <1>: C\_IE register's interrupt enable flag = 1), interrupts will occur under the following conditions (m = 00 to 31).

- <1> Message-related operation has succeeded
  - When a message has been received in the receive message buffer
  - When a remote frame has been received in the transmit message buffer
  - (only when auto acknowledge mode has not been set, i.e., when the M\_CTRLm register's RMDE0 bit = 0)
  - When a message has been transmitted from the transmit message buffer
- <2> When a CAN bus error has been detected
  - Bit error
  - Bit stuff error
  - Form error
  - CRC error
  - ACK error
- <3> When the CAN bus mode has been changed
  - Error passive status elapsed while FCAN was transmitting
  - · Bus off status was set while FCAN was transmitting
  - Error passive status elapsed while FCAN was receiving
- <4> Internal error
  - Overrun error

## 18.14.2 Interrupts that occur for global CAN interface

Interrupts occur for the global CAN interface under the following conditions.

- Access to undefined area
- When clearing (0) of the GOM bit is attempted with the EFSD bit of the CGST register = 0, when there is even one CAN module not initialized (ISTAT bit of CnCTRL register = 0)
- Access to the CAN module register (register name starting with "Cn" (n = 1, 2)), when the GOM bit of the CGST register = 0
- Access to a temporary buffer when the GOM bit of the CGST register = 1 (area after address of CnSYNC register)

## 18.15 How to Shut Down FCAN Controller

The following procedure should be used to stop CAN bus operations in order to stop the clock supply to the CAN interface (to set low power mode).

- <1> Set FCAN controller initialization mode
  - Set initialization mode (INIT bit = 1 in CnCTRL register (set INIT bit = 1, clear INIT bit = 0)) (n = 1, 2)
- <2> Stop time stamp counter
  - Set TSM bit = 0 in CGST register (set TSM bit = 0, clear TSM bit = 1)
- <3> Stop CAN interface
  - Set GOM bit = 0 in CGST register (set GOM bit = 0, clear GOM bit = 1)
  - Stop CAN clock
- Caution If the above procedure is not performed correctly, the CAN interface (in active status) can cause operation faults.

#### 18.16 Cautions on Use

- <1> Bit manipulation is prohibited for all FCAN controller registers.
- <2> Be sure to properly clear (0) all interrupt request flags<sup>Note</sup> in the interrupt routine. If these flags are not cleared (0), subsequent interrupt requests may not be generated. Note also that if an interrupt is generated at the same time as a CPU clear operation, that interrupt request flag will not be cleared (0). It is therefore important to confirm that interrupt request flags have been properly cleared (0).

# Note See 18.4.9 CAN interrupt pending register (CCINTP), 18.4.10 CAN global interrupt pending register (CGINTP), and 18.4.11 CANn interrupt pending register (CnINTP).

- <3> When a change occurs on the CAN bus via a setting of the CSTP bit in the CSTOP register while the clock supply to the CPU or peripheral functions is stopped, the CPU can be woken up.
- <4> Do not read the same register of the FCAN controller twice or more in a row. If the same register is read twice or more in a row, and even if the value of the register is changed while it is being read the second or subsequent time, the new value is not reflected, and the same value as the one read the first time is always read.

(Example) Reading the C1CTRL and C1BA registers

- (i) Correct usage: New value is reflected when C1CTRL is read the second time. C1CTRL read
   C1BA read
   C1CTRL read
- (ii) Incorrect usage: The second read value of C1CTRL is the same as the first read value of C1CTRL.
   C1CTRL read
   C1CTRL read
   C1BA read
- <5> When receiving a remote frame with an extended ID and storing it in the receive message buffer, the values of DLC3 to DLC0 in the message buffer are cleared to 0 regardless of the values of DLC3 to DLC0 on the CAN bus.
- <6> In the μPD703075AY, 703076AY, 703078AY, 703079AY, and 70F3079AY, the time stamp function by SOF detection during message transmission/reception cannot be used. Only the time stamp function by EOF detection during message reception can be used for the V850/SF1. However, only the value captured by the M\_TIME register is valid when the TSM bit of the CGST register is set to 1 and the TMR bit of the CnCTRL register is set to 1.

<7> If the OS (OSEK/COM) is not used, be sure to execute the following processing.

#### [When CAN communication is performed using an interrupt routine]

- Clear (0) the following interrupt pending bits at the start of the corresponding interrupt routine.
  - CnINTm bit of CnINTP register (n = 1, 2, m = 0 to 6)
  - GINTn bit of CGINTP register (n = 1 to 3)
- Clear (0) the following enable bits during the corresponding interrupt routine.
  - E\_INTm bit of CnIE register (n = 1, 2, m = 0 to 6)
  - G\_IEn bit of CGIE register (n = 1, 2)

#### [When CAN communication is performed by polling of bits, not using interrupt routines]

- The following interrupt mask flags and interrupt enable bits are used when set (1) (do not clear (0) them).
  - CANMKn bit of CANICn register (n= 1 to 7)
  - E\_INTm bit of CnIE register (n = 1, 2, m = 0 to 6)
  - G\_IEn bit of CGIE register (n = 1, 2)
  - IE bit of M\_CTRLn register (n = 00 to 31)
- Clear (0) the following interrupt pending bits in accordance with procedures (i) to (iii) below.
  - CnINTm bit of CnINTP register (n = 1, 2, m = 0 to 6)
  - GINTn bit of CGINTP register (n = 1 to 3)
  - (i) Poll the corresponding interrupt request flag.
  - (ii) If the value of the bit in procedure (i) is 1, clear (0) the corresponding interrupt pending bit.
  - (iii) After executing procedure (ii), clear (0) the interrupt request flag.

#### Example CAN reception

- (i) Poll until the CANIFm bit of the CANICm register becomes 1 (m = 2, 5).
- (ii) Clear (0) the CnINT1 bit of the CnINTP register (n = 1, 2).
- (iii) Clear (0) the CANIFm bit of the CANICm register (m = 2, 5).
- <8> To emulate the FCAN controller using the emulation board (IE-703079-MC-EM1), perform the following operations on starting the debugger.
  - Supply power to the VDD0 pin (GC package: 8-pin, GF package: 11-pin) on the target board before starting the debugger.
  - Set the memory mapping of the debugger as follows.
    - Attribute: Target memory
    - Mapping address: nFF800H to nFFFFFH (n = 3, 7, B)
  - When accessing the CAN memory, do not mask WAIT and HLDRQ.
- ★ <9> Port modes (P114 to P117) or alternate functions (CAN transmit/receive pins: CANRX1, CANRX2, CANTX1, CANTX2) can be selected by the port alternate function control register (PAC) for the P114/CANTX1, P115/CANRX1, P116/CANTX2, and P117/CANRX2 pins.

In port mode, the CAN transmit/receive signals internally pulled down to low level.

To shift the CAN controller to the initialization mode or CAN standby mode, the CAN bus must be the recessive level. Therefore, when the CAN receive pins are in the port mode and the dominant level of the CAN receive pins (CANRX1, CANRX2) is set to low level (DLEVR bit of CnCTRL register = 0), the CAN controller cannot be shift to the initialization mode or CAN standby mode.

#### [Countermeasure]

When using the CAN controller, set the CAN transmit/receive pins before the CAN controller initialization after a reset is released, and always retain the status in which the CAN transmit/receive pins are selected. Similarly, when re-initialization of the CAN controller after the CPU standby mode is released, set the CAN transmit/receive pins before the CAN controller initialization.

## CHAPTER 19 ELECTRICAL SPECIFICATIONS

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	Vdd	VDD0, PORTVDD, ADCVDD pins	–0.3 to +6.0	V
Input voltage	VI1		-0.3 to V_DD +0.3 $^{\text{Note 1}}$	V
	Vı2	VPP pin (µPD70F3079AY and 70F3079Y only)	–0.3 to +8.5	V
Analog input voltage	Van	Note 2 (ADCV <sub>DD</sub> pin)	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 1</sup>	V
Output voltage	Vo		$-0.3$ to VDD + $0.3^{Note 1}$	V
Output current, low	lol	Per pin	8.0	mA
		Total for all pins	25	mA
Output current, high	Іон	Per pin	-8.0	mA
		Total for P00, P05 to P07, P20 to P27, P30 to P34, P90 to P96 and their alternate-function pins	-25	mA
		Total for P01 to P04, P10 to P15, P40 to P47, P50 to P57, P60 to P65, P100 to P107, P110 to P117 and their alternate-function pins	-25	mA
Operating ambient	TA	Normal operation mode	-40 to +85	°C
temperature		Flash memory programming mode (µPD70F3079AY and 70F3079Y)	–20 to +85	°C
Storage temperature	Tstg	Note 3	-65 to +150	°C
		μPD70F3079AY, 70F3079Y	-40 to +125	°C

#### Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

Notes 1. Be sure not to exceed the absolute maximum ratings (MAX. value) of each supply voltage.

- 2. Ports 7, 8, and their alternate-function pins
- **3.** *μ*PD703075AY, 703076AY, 703078AY, 703078Y, 703079AY, 703079Y
- Cautions 1. Avoid direct connections among the IC device output (or I/O) pins and between VDD or VCC and GND. However, direct connections among open-drain and open-collector pins are possible, as are direct connections to external circuits that have timing designed to prevent output conflict with pins that become high-impedance.
  - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.
- **Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

## Capacitance (TA = 25°C, VDD0 = PORTVDD = ADCVDD = GND0 = GND1 = GND2 = PORTGND = ADCGND)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cı	fc = 1 MHz			15	pF
I/O capacitance	Сю	Unmeasured pins returned to 0 V.			15	pF
Output capacitance	Co				15	pF

# 19.1 Normal Operation Mode

# **Operating Conditions**

# (1) Operating voltage

Parameter	Symbol	Col	nditions	MIN.	TYP.	MAX.	Unit
Supply voltage	Vddo	0.5 ≤ fcpu ≤ 16 MHz, fxt = 32.768 kHz,	μΡD703078Y, 703079Y, 70F3079AY	4.0		5.5	V
		when all functions are operating (except the A/D converter)	μPD70F3079Y	4.5		5.5	V
			μΡD703075AY, 703076AY, 703078AY, 703079AY	3.5		5.5	V
		$0.5 \le f_{CPU} \le 12 \text{ MHz},$	μPD70F3079Y	4.0		5.5	V
	$f_{XT} = 32.76$ when all fur operating ( A/D convert PORTV_DD 0.5 $\leq$ fcPu $\leq$ f_{XT} = 32.76	$f_{XT} = 32.768 \text{ kHz},$ when all functions are operating (except the A/D converter)	μΡD703078Υ, 703079Υ	3.5		5.5	V
		0.5 ≤ fcpu ≤ 16 MHz, fxt = 32.768 kHz	μΡD703078Y, 703079Y, 70F3079AY	4.0		5.5	V
			μPD70F3079Y	4.5		5.5	V
			μΡD703075AY, 703076AY, 703078AY, 703079AY	3.5		5.5	V
		$0.5 \leq f_{CPU} \leq 12 \text{ MHz},$	μPD70F3079Y	4.0		5.5	V
		fxt = 32.768 kHz	μPD703078Y, 703079Y	3.5		5.5	V
	ADCVDD	When the A/D converter	is operating, VDD0 = ADCVDD	4.5		5.5	V
		When the A/D converter is stopped	μΡD703078Y, 703079Y, 70F3079AY, 70F3079Y	4.0		5.5	V
			μθD703075AY, 703076AY, 703078AY, 703079AY	3.5		5.5	V

# (2) CPU operating frequency

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
CPU operating	fcpu	Main clock operation	0.5		16	MHz
frequency		Subclock operation		32.768		kHz

## **Recommended Oscillator**

- (1) Main clock oscillator ( $T_A = -40$  to  $+85^{\circ}C$ )
  - (a) Connection of ceramic resonator or crystal resonator



#### (2) Subclock oscillator ( $T_A = -40$ to $+85^{\circ}C$ )

#### (a) Connection of crystal resonator



# DC Characteristics (T<sub>A</sub> = -40 to +85°C, GND0 = GND1 = GND2 = PORTGND = ADCGND = 0 V, μPD703075AY, 703076AY, 703078AY, 703078Y, 703079AY, 703079Y: V<sub>DD0</sub> = PORTV<sub>DD</sub> = 3.5 to 5.5 V, ADCV<sub>DD</sub> = 4.5 to 5.5 V, μPD70F3079AY, 70F3079Y: V<sub>DD0</sub> = PORTV<sub>DD</sub> = 4.0 to 5.5 V, ADCV<sub>DD</sub> = 4.5 to 5.5 V) (1/2)

Parameter	Symbol	(	Conditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Note 1		0.7V <sub>DD</sub>		VDD	V
	VIH2	Note 2	0.8Vdd		VDD	V	
Input voltage, low	VIL1	Note 1		0		0.3VDD	V
	VIL2	Note 2	Note 2			0.2V <sub>DD</sub>	V
Output voltage, high	Vон	Note 3	Іон1 = −100 μА	$V_{\text{DD}} - 0.5$			V
			lон1 = −1 mA	V <sub>DD</sub> - 1.0			V
Output voltage, low	Vol	Note 3	Ioli = 1 mA			0.5	V
			Iol1 = 3 mA			1.0	V
Input leakage current, high	Іінт	Note 4	$V_{\text{IN}} = V_{\text{DD}}$			5.0	μA
Input leakage current, low	lı∟ı	Note 4	$V_{IN} = 0 V$			-5.0	μA
Output off-leakage current	IL1	Note 5	Vон = V <sub>DD</sub>			5.0	μA
Pull-up resistor	RL1	Note 6	VIN = 0 V	10	30	100	kΩ

**Notes 1.** P11, P14, P21, P24, P27, P34, P40 to P47, P50 to P57, P60 to P65, P70 to P77, P80 to P83, P90 to P96, P100, P104, P107, P110 to P114, P116, and their alternate-function pins

**2.** P00 to P07, P10, P12, P13, P15, P20, P22, P23, P25, P26, P30 to P33, P101 to P103, P105, P106, P115, P117, RESET, and their alternate-function pins

- 3. All output pins and their alternate-function pins
- 4. All input pins and their alternate-function pins
- 5. P10, P12 (in N-ch open-drain mode)
- 6. P100 to P107 (in key return mode)

# DC Characteristics (T<sub>A</sub> = -40 to +85°C, GND0 = GND1 = GND2 = PORTGND = ADCGND = 0 V, μPD703075AY, 703076AY, 703078AY, 703078Y, 703079AY, 703079Y: VDD0 = PORTVDD = 3.5 to 5.5 V, ADCVDD = 4.5 to 5.5 V, μPD70F3079AY, 70F3079Y: VDD0 = PORTVDD = 4.0 to 5.5 V, ADCVDD = 4.5 to 5.5 V) (2/2)

Pa	rameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply	μPD703075AY,	IDD1	In normal operation mode <sup>Note 1</sup>		15	30	mA
current	703076AY,	IDD2	In HALT mode <sup>Note 2</sup>		9	20	mA
	703078AY, 703078Y,	IDD3	In IDLE mode <sup>Note 3</sup>		0.5	3	mA
	703079AY,	IDD4	In STOP mode <sup>Note 4</sup>		15	100	μA
	703079Y	IDD5	In normal mode (subclock operation) <sup>Note 5</sup>		50	200	μA
		IDD6	In HALT mode (subclock operation) <sup>Note 6</sup>		30	180	μA
		Idd7	In IDLE mode (subclock operation) <sup>Note 7</sup>		20	160	μA
	μPD70F3079AY,	IDD1	In normal operation mode <sup>Note 1</sup>		25	50	mA
	70F3079Y	IDD2	In HALT mode <sup>Note 2</sup>		9	20	mA
		IDD3	In IDLE mode <sup>Note 3</sup>		0.5	4	mA
		IDD4	In STOP mode <sup>Note 4</sup>		15	100	μA
		IDD5	In normal mode (subclock operation) <sup>Note 5</sup>		200	600	μA
		DD6	In HALT mode (subclock operation)Note 6		150	300	μA
		IDD7	In IDLE mode (subclock operation) <sup>Note 7</sup>		90	200	μA

Notes 1. fcpu = fxx = 16 MHz, VIN = VCPUREG, peripheral functions operating (except FCAN)

- 2. fcPu = fxx = 16 MHz, VIN = VCPUREG, CPU stopped, peripheral functions operating (except FCAN)
- **3.** fxx = 16 MHz, VIN = VCPUREG, all peripheral functions stopped (watch timer operating)
- **4.** fxT = 32.768 kHz, VIN = VCPUREG, main clock oscillator stopped, all peripheral functions stopped (watch timer operating with subclock)
- fcPU = fxT = 32.768 kHz, VIN = VCPUREG, main clock oscillator stopped, all peripheral functions operating (except FCAN)
- **6.** fcPU = fxT = 32.768 kHz, VIN = VCPUREG, main clock oscillator stopped, CPU stopped, peripheral functions operating (except FCAN)
- **7.** fxt = 32.768 kHz, VIN = VCPUREG, main clock oscillator stopped, all peripheral functions stopped (watch timer operating)

## Data Retention Characteristics (T<sub>A</sub> = -40 to $+85^{\circ}$ C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	VDDDR	STOP mode <sup>Note</sup> (no functions operating)	2.2		5.5	V
Data retention current	Idddr	STOP mode <sup>Note</sup> (no functions operating)		10	100	μA
Supply voltage rise time	trvd		200			μs
Supply voltage fall time	tFVD		200			μs
Supply voltage hold time (from STOP mode setting)	thvd		0			ms
STOP release signal input time	<b>t</b> DREL		0			ns
Data retention high-level input voltage	VIHDR	All input ports	0.9Vdddr		VDDDR	V
Data retention low-level input voltage	VILDR	All input ports	0		0.1Vdddr	V

Note Subclock stopped



# AC Characteristics (T<sub>A</sub> = -40 to +85°C, GND0 = GND1 = GND2 = PORTGND = ADCGND = 0 V, $\mu$ PD703075AY, 703076AY, 703078AY, 703078Y, 703079AY, 703079Y: V<sub>DD0</sub> = PORTV<sub>DD</sub> = 3.5 to 5.5 V, ADCV<sub>DD</sub> = 4.0 to 5.5 V, $\mu$ PD70F3079AY, 70F3079Y: V<sub>DD0</sub> = PORTV<sub>DD</sub> = ADCV<sub>DD</sub> = 4.0 to 5.5 V)

AC Test Input Test Points (VDD: VDD0, PORTVDD)



## AC Test Output Test Points (VDD: VDD0, PORTVDD)



#### Load Conditions



- (1) Clock timing
  - (a)  $T_A = -40$  to +85°C, GND0 = GND1 = GND2 = PORTGND = 0 V,  $\mu$ PD703078Y, 703079Y: VDD0 = PORTVDD = 4.0 to 5.5 V,  $\mu$ PD70F3079Y: VDD0 = PORTVDD = 4.5 to 5.5 V

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
CLKOUT output cycle	<1>	tсүк		62.5 ns	31 <i>µ</i> s	
CLKOUT high-level width	<2>	twкн		0.4tсук – 12		ns
CLKOUT low-level width	<3>	twĸ∟		0.4tсук – 12		ns
CLKOUT rise time	<4>	tкв			12	ns
CLKOUT fall time	<5>	tĸ⊧			12	ns

# (b) $T_A = -40$ to +85°C, GND0 = GND1 = GND2 = PORTGND = 0 V, $\mu$ PD703078Y, 703079Y: VD00 = PORTVDD = 3.5 to 5.5 V, $\mu$ PD70F3079Y: VD00 = PORTVDD = 4.0 to 5.5 V

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
CLKOUT output cycle	<1>	tсүк		83 ns	31 <i>µ</i> s	
CLKOUT high-level width	<2>	twкн		0.4tсүк – 15		ns
CLKOUT low-level width	<3>	twĸ∟		0.4tсүк – 15		ns
CLKOUT rise time	<4>	tкв			15	ns
CLKOUT fall time	<5>	tкғ			15	ns

# (c) (T<sub>A</sub> = -40 to +85°C, GND0 = GND1 = GND2 = PORTGND = 0 V, μPD703075AY, 703076AY, 703078AY, 703079AY: VDD0 = PORTVDD = 3.5 to 5.5 V, μPD70F3079AY: VDD0 = PORTVDD = 4.0 to 5.5 V)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
CLKOUT output cycle	<1>	tсүк		62.5 ns	31 <i>μ</i> s	
CLKOUT high-level width	<2>	twкн		0.4tсүк – 15		ns
CLKOUT low-level width	<3>	twĸ∟		0.4tсүк – 15		ns
CLKOUT rise time	<4>	tкв			15	ns
CLKOUT fall time	<5>	tкғ			15	ns


(2) Output waveform (other than port 4, port 5, port 6, port 9, and CLKOUT)
(T<sub>A</sub> = -40 to +85°C, GND0 = GND1 = GND2 = PORTGND = 0 V, μPD703075AY, 703076AY, 703078AY, 703078Y, 703079AY, 703079Y: VDD0 = PORTVDD = 3.5 to 5.5 V, μPD70F3079AY, 70F3079Y: VDD0 = PORTVDD = 4.0 to 5.5 V)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Output rise time	<6>	tor			35	ns
Output fall time	<7>	to⊧			35	ns



#### (3) Reset timing

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ GND0} = \text{GND1} = \text{GND2} = \text{PORTGND} = 0 \text{ V},$ 

# $\mu \text{PD703075AY}, 703076\text{AY}, 703078\text{AY}, 703078\text{Y}, 703079\text{AY}, 703079\text{Y}: \text{V}_{\text{DD0}} = \text{PORTV}_{\text{DD}} = 3.5 \text{ to } 5.5 \text{ V},$

#### µPD70F3079AY, 70F3079Y: VDD0 = PORTVDD = 4.0 to 5.5 V)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
RESET pin high-level width	<8>	twrsh		500		ns
RESET pin low-level width	<9>	twrsl		500		ns



#### (4) Bus timing

#### (a) Clock asynchronous

(T<sub>A</sub> = -40 to +85°C, GND0 = GND1 = GND2 = PORTGND = 0 V, μPD703078Y, 703079Y: V<sub>DD0</sub> = PORTV<sub>DD</sub> = 4.0 to 5.5 V, μPD70F3079Y: V<sub>DD0</sub> = PORTV<sub>DD</sub> = 4.5 to 5.5 V)

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB $\downarrow$ )	<10>	<b>t</b> sast		0.5T – 25		ns
Address hold time (from ASTB $\downarrow$ )	<11>	<b>t</b> HSTA		0.5T – 15		ns
Delay time from $\overline{DSTB}\downarrow$ to address float	<12>	<b>t</b> FDA			0	ns
Data input setup time from address	<13>	tsaid			(2 + n)T – 55	ns
Data input setup time from $\overline{\text{DSTB}}{\downarrow}$	<14>	tsdid			(1 + n)T – 45	ns
Data input setup time from $ASTB{\downarrow}$	<15>	<b>t</b> sasid			(1.5 + n)T – 62	ns
Delay time from ASTB $\downarrow$ to $\overline{DSTB}\downarrow$	<16>	<b>t</b> DSTD		0.5T – 15		ns
Data input hold time (from $\overline{\text{DSTB}}^{\uparrow}$ )	<17>	thdid		0		ns
Address output time from $\overline{DSTB}^\uparrow$	<18>	<b>t</b> dda		(1 + i)T – 15		ns
Delay time from DSTB↑ to ASTB↑	<19>	tddst1		0.5T – 15		ns
Delay time from $\overline{DSTB}$ to $ASTB\downarrow$	<20>	tddst2		(1.5 + i)T – 15		ns
DSTB low-level width	<21>	twol		(1 + n)T – 20		ns
ASTB high-level width	<22>	twsтн		T – 15		ns
Data output time from $\overline{\text{DSTB}}\downarrow$	<23>	tddod			20	ns
Data output setup time (to $\overline{DSTB}^\uparrow$ )	<24>	tsodd		(1 + n)T – 30		ns
Data output hold time (from $\overline{DSTB}$ )	<25>	thdod		T – 15		ns
WAIT setup time (to address)	<26>	tsawt1	n ≥ 1		1.5T – 55	ns
	<27>	tsawt2			(1.5 + n)T – 55	ns
WAIT hold time (from address)	<28>	thawt1	n ≥ 1	(0.5 + n)T		ns
	<29>	thawt2		(1.5 + n)T		ns
$\overline{WAIT}$ setup time (to ASTB $\downarrow$ )	<30>	tsstwt1	n ≥ 1		T – 40	ns
	<31>	tsstwt2			(1 + n)T – 40	ns
$\overline{WAIT}$ hold time (from ASTB $\downarrow$ )	<32>	tHSTWT1	n ≥ 1	nT		ns
	<33>	tHSTWT2		(1 + n)T		ns
HLDRQ high-level width	<34>	twнqн		T + 10		ns
HLDAK low-level width	<35>	twhal		T – 15		ns
Delay time from HLDAK↑ to bus output	<36>	<b>t</b> DHAC		0		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	<37>	tdhqha1		1.5T	(2n + 7.5)T + 25	ns
Delay time from HLDRQ↑ to HLDAK↑	<38>	tDHQHA2		0.5T	1.5T + 25	ns

Remarks 1. T: 1/fcpu (fcpu: CPU clock frequency)

2. n: Number of wait clocks inserted in the bus cycle.

The sampling timing changes when a programmable wait is inserted.

- **3.** i: Number of idle cycles inserted in the bus cycle.
- 4. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.
- 5. For the number of wait clocks to be inserted, refer to 6.5.3 Relationship between programmable wait and external wait.

#### (b) Clock asynchronous

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ GND0} = \text{GND1} = \text{GND2} = \text{PORTGND} = 0 \text{ V}, \mu\text{PD703078Y}, 703079Y: \text{ V}$	DD0 = PORTVDD =
3.5 to 5.5 V, μPD70F3079Y: VDD0 = PORTVDD = 4.0 to 5.5 V)	

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB $\downarrow$ )	<10>	<b>t</b> sast		0.5T – 32		ns
Address hold time (from ASTB $\downarrow$ )	<11>	<b>t</b> hsta		0.5T – 22		ns
Delay time from $\overline{\text{DSTB}}\downarrow$ to address float	<12>	<b>t</b> FDA			0	ns
Data input setup time from address	<13>	tsaid			(2 + n)T – 70	ns
Data input setup time from $\overline{DSTB} \downarrow$	<14>	tsdid			(1 + n)T – 60	ns
Data input setup time from $ASTB{\downarrow}$	<15>	<b>t</b> sasid			(1.5 + n)T – 70	ns
Delay time from ASTB $\downarrow$ to $\overline{DSTB}\downarrow$	<16>	<b>t</b> DSTD		0.5T – 15		ns
Data input hold time (from $\overline{\text{DSTB}}^{\uparrow}$ )	<17>	thdid		0		ns
Address output time from $\overline{\text{DSTB}}^{\uparrow}$	<18>	<b>t</b> dda		(1 + i)T – 15		ns
Delay time from $\overline{DSTB}$ to $ASTB$	<19>	tddst1		0.5T – 15		ns
Delay time from $\overline{DSTB}\uparrow$ to $ASTB\downarrow$	<20>	tddst2		(1.5 + i)T – 15		ns
DSTB low-level width	<21>	twdl		(1 + n)T – 35		ns
ASTB high-level width	<22>	twsтн		T – 15		ns
Data output time from $\overline{\text{DSTB}}\downarrow$	<23>	tddod			25	ns
Data output setup time (to $\overline{\text{DSTB}}^\uparrow$ )	<24>	tsodd		(1 + n)T – 35		ns
Data output hold time (from $\overline{DSTB}$ )	<25>	thdod		T – 25		ns
WAIT setup time (to address)	<26>	tsawt1	n ≥ 1		1.5T – 70	ns
	<27>	tsawt2			(1.5 + n)T – 70	ns
WAIT hold time (from address)	<28>	thawt1	n ≥ 1	(0.5 + n)T		ns
	<29>	thawt2		(1.5 + n)T		ns
$\overline{WAIT}$ setup time (to ASTB $\downarrow$ )	<30>	tsstwt1	n ≥ 1		T – 55	ns
	<31>	tsstwt2			(1 + n)T – 55	ns
$\overline{WAIT}$ hold time (from ASTB $\downarrow$ )	<32>	tHSTWT1	n ≥ 1	nT		ns
	<33>	tHSTWT2		(1 + n)T		ns
HLDRQ high-level width	<34>	twнqн		T + 10		ns
HLDAK low-level width	<35>	twhal		T – 25		ns
Delay time from HLDAK↑ to bus output	<36>	<b>t</b> DHAC		0		ns
Delay time from $\overline{HLDRQ}\downarrow$ to $\overline{HLDAK}\downarrow$	<37>	tdhqha1		1.5T	(2n + 7.5)T + 25	ns
Delay time from HLDRQ↑ to HLDAK↑	<38>	tdhqha2		0.5T	1.5T + 25	ns

Remarks 1. T: 1/fcpu (fcpu: CPU clock frequency)

2. n: Number of wait clocks inserted in the bus cycle.

The sampling timing changes when a programmable wait is inserted.

- 3. i: Number of idle cycles inserted in the bus cycle.
- 4. The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.
- 5. For the number of wait clocks to be inserted, refer to 6.5.3 Relationship between programmable wait and external wait.

#### (c) Clock asynchronous

(T<sub>A</sub> = -40 to +85°C, GND0 = GND1 = GND2 = PORTGND = 0 V, μPD703075AY, 703076AY, 703078AY, 703079AY: V<sub>DD0</sub> = PORTV<sub>DD</sub> = 3.5 to 5.5 V, μPD70F3079AY: V<sub>DD0</sub> = PORTV<sub>DD</sub> = 4.0 to 5.5 V)

Parameter	Syr	nbol	Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB $\downarrow$ )	<10>	<b>t</b> sast		0.5T – 27		ns
Address hold time (from ASTB $\downarrow$ )	<11>	<b>t</b> HSTA		0.5T – 15		ns
Delay time from $\overline{\text{DSTB}}\downarrow$ to address float	<12>	<b>t</b> FDA			0	ns
Data input setup time from address	<13>	tsaid			(2 + n)T – 55	ns
Data input setup time from $\overline{DSTB}\downarrow$	<14>	tsdid			(1 + n)T – 45	ns
Data input setup time from ASTB $\downarrow$	<15>	tsasid			(1.5 + n)T – 67	ns
Delay time from ASTB $\downarrow$ to $\overline{\text{DSTB}}\downarrow$	<16>	<b>t</b> DSTD		0.5T – 15		ns
Data input hold time (from $\overline{\text{DSTB}}$ )	<17>	thdid		0		ns
Address output time from $\overline{\text{DSTB}}^{\uparrow}$	<18>	<b>t</b> dda		(1 + i)T – 15		ns
Delay time from DSTB↑ to ASTB↑	<19>	tDDST1		0.5T – 15		ns
Delay time from $\overline{DSTB}\uparrow$ to $ASTB\downarrow$	<20>	tddst2		(1.5 + i)T – 20		ns
DSTB low-level width	<21>	twol		(1 + n)T – 20		ns
ASTB high-level width	<22>	twsтн		T – 20		ns
Data output time from $\overline{\text{DSTB}}\downarrow$	<23>	tddod			25	ns
Data output setup time (to DSTB↑)	<24>	tsodd		(1 + n)T – 30		ns
Data output hold time (from $\overline{\text{DSTB}}$ )	<25>	<b>t</b> hdod		T – 20		ns
WAIT setup time (to address)	<26>	tsawt1	n ≥ 1		1.5T – 55	ns
	<27>	tsawt2			(1.5 + n)T – 55	ns
WAIT hold time (from address)	<28>	thawt1	n ≥ 1	(0.5 + n)T		ns
	<29>	thawt2		(1.5 + n)T		ns
$\overline{WAIT}$ setup time (to ASTB $\downarrow$ )	<30>	tsstwt1	n ≥ 1		T – 40	ns
	<31>	tsstwt2			(1 + n)T – 40	ns
$\overline{WAIT}$ hold time (from ASTB $\downarrow$ )	<32>	tHSTWT1	n ≥ 1	nT		ns
	<33>	tHSTWT2		(1 + n)T		ns
HLDRQ high-level width	<34>	twнqн		T + 10		ns
HLDAK low-level width	<35>	twhal		T – 15		ns
Delay time from HLDAK to bus output	<36>	<b>t</b> DHAC		0		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDAK}}\downarrow$	<37>	tdhqha1		1.5T	(2n + 7.5)T + 25	ns
Delay time from HLDRQ↑ to HLDAK↑	<38>	tDHQHA2		0.5T	1.5T + 25	ns

**Remarks 1.** T: 1/fcpu (fcpu: CPU clock frequency)

2. n: Number of wait clocks inserted in the bus cycle.

The sampling timing changes when a programmable wait is inserted.

- 3. i: Number of idle cycles inserted in the bus cycle.
- **4.** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.
- 5. For the number of wait clocks to be inserted, refer to 6.5.3 Relationship between programmable wait and external wait.

#### (d) Clock synchronous

·······, μ. = · · · · · · · · ·						
Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	<39>	<b>t</b> dka		0	35	ns
Delay time from CLKOUT↑ to address float	<40>	tғка		-12	15	ns
Delay time from CLKOUT↓ to ASTB	<41>	<b>t</b> DKST		0	30	ns
Delay time from CLKOUT↑ to DSTB	<42>	tokd		0	30	ns
Data input setup time (to CLKOUT $\uparrow$ )	<43>	tsidk		20		ns
Data input hold time (from CLKOUT $\uparrow$ )	<44>	<b>t</b> hkid		5		ns
Delay time from CLKOUT $\uparrow$ to data output	<45>	tdkod			35	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\downarrow$ )	<46>	tswtk		25		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT $\downarrow$ )	<47>	tнкwт		5		ns
$\overline{\text{HLDRQ}}$ setup time (to CLKOUT $\downarrow$ )	<48>	tsнак		20		ns
HLDRQ hold time (from CLKOUT↓)	<49>	tнкнq		5		ns
Delay time from CLKOUT↑ to address	<50>	<b>t</b> dkf			19	ns
float (during bus hold)						
Delay time from CLKOUT↑ to HLDAK	<51>	<b>t</b> dkha			35	ns

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{GND0} = \text{GND1} = \text{GND2} = \text{PORTGND} = 0 \text{ V}, \mu\text{PD703078Y}, 703079Y: \text{V}_{DD0} = \text{PORTV}_{DD} = 4.0 \text{ to } 5.5 \text{ V}, \mu\text{PD70F3079Y}: \text{V}_{DD0} = \text{PORTV}_{DD} = 4.5 \text{ to } 5.5 \text{ V})$ 

**Remark** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

#### (e) Clock synchronous

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{ GND0} = \text{GND1} = \text{GND2} = \text{PORTGND} = 0 \text{ V}, \mu\text{PD703078Y}, 703079Y: \text{V}_{DD0} = \text{PORTV}_{DD} = 3.5 \text{ to } 5.5 \text{ V}, \mu\text{PD70F3079Y}: \text{V}_{DD0} = \text{PORTV}_{DD} = 4.0 \text{ to } 5.5 \text{ V})$ 

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	<39>	<b>t</b> dka		0	45	ns
Delay time from CLKOUT $\uparrow$ to address float	<40>	tғка		-17	15	ns
Delay time from CLKOUT $\downarrow$ to ASTB	<41>	<b>t</b> DKST		0	35	ns
Delay time from CLKOUT↑ to DSTB	<42>	<b>t</b> dkd		0	35	ns
Data input setup time (to CLKOUT $\uparrow$ )	<43>	<b>t</b> SIDK		20		ns
Data input hold time (from CLKOUT $\uparrow$ )	<44>	<b>t</b> hkid		5		ns
Delay time from CLKOUT $\uparrow$ to data output	<45>	<b>t</b> dkod			45	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\downarrow$ )	<46>	<b>t</b> swtĸ		29		ns
$\overline{\text{WAIT}}$ hold time (from CLKOUT $\downarrow$ )	<47>	tнкwт		5		ns
$\overline{\text{HLDRQ}}$ setup time (to CLKOUT $\downarrow$ )	<48>	tsнак		24		ns
$\overline{\text{HLDRQ}}$ hold time (from CLKOUT \downarrow)	<49>	tнкнq		5		ns
Delay time from CLKOUT↑ to address float (during bus hold)	<50>	<b>t</b> dkf			19	ns
Delay time from CLKOUT↑ to HLDAK	<51>	<b>t</b> dkha			40	ns

**Remark** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.

#### (f) Clock synchronous

(T<sub>A</sub> = -40 to +85°C, GND0 = GND1 = GND2 = PORTGND = 0 V, μPD703075AY, 703076AY, 703078AY, 703079AY: V<sub>DD0</sub> = PORTV<sub>DD</sub> = 3.5 to 5.5 V, μPD70F3079AY: V<sub>DD0</sub> = PORTV<sub>DD</sub> = 4.0 to 5.5 V)

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	<39>	<b>t</b> dka		0	35	ns
Delay time from CLKOUT $\uparrow$ to address float	<40>	<b>t</b> fka		-12	15	ns
Delay time from CLKOUT $\downarrow$ to ASTB	<41>	<b>t</b> DKST		0	30	ns
Delay time from CLKOUT↑ to DSTB	<42>	tdkd		0	30	ns
Data input setup time (to CLKOUT $\uparrow$ )	<43>	<b>t</b> sidk		22		ns
Data input hold time (from CLKOUT <sup>↑</sup> )	<44>	<b>t</b> hkid		5		ns
Delay time from CLKOUT $\uparrow$ to data output	<45>	<b>t</b> dkod			35	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT $\downarrow$ )	<46>	tswтк		25		ns
$\overline{WAIT}$ hold time (from CLKOUT $\downarrow$ )	<47>	tнкwт		5		ns
$\overline{\text{HLDRQ}}$ setup time (to CLKOUT $\downarrow$ )	<48>	tsнак		20		ns
$\overline{\text{HLDRQ}}$ hold time (from CLKOUT $\downarrow$ )	<49>	tнкнq		5		ns
Delay time from CLKOUT <sup>↑</sup> to address	<50>	<b>t</b> dkf			19	ns
	.51.	+			05	
Delay lime from CLKOUT 1 to HLDAK	<51>	<b>I</b> DKHA			35	ns

**Remark** The values in the above specifications are values for when clocks with a 1:1 duty ratio are input from X1.



#### (g) Read cycle (CLKOUT synchronous/asynchronous, 1 wait)



#### (h) Write cycle (CLKOUT synchronous/asynchronous, 1 wait)

#### (i) Bus hold timing



(5) Interrupt timing

(T<sub>A</sub> = -40 to +85°C, GND0 = GND1 = GND2 = PORTGND = 0 V,  $\mu$ PD703075AY, 703076AY, 703078AY, 703078Y, 703079AY, 703079Y: VD00 = PORTVDD = 3.5 to 5.5 V,  $\mu$ PD70F3079AY, 70F3079Y: VD00 = PORTVDD = 4.0 to 5.5 V)

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
NMI high-level width	<52>	twnih		500		ns
NMI low-level width	<53>	twnil		500		ns
NTPn high-level width <54>	4> twiтн	n = 0 to 3, analog noise elimination	500		ns	
			n = 4, 5, digital noise elimination	3T + 20		ns
			n = 6, digital noise elimination	3Tsmp + 20		ns
INTPn low-level width	<55>	twi⊤∟	n = 0 to 3, analog noise elimination	500		ns
			n = 4, 5, digital noise elimination	3T + 20		ns
			n = 6, digital noise elimination	3Tsmp + 20		ns

Remarks 1. T: 1/fxx

2. Tsmp: Noise elimination sampling clock cycle



(6) RPU timing

 $(T_{A} = -40 \text{ to } +85^{\circ}\text{C}, \text{GND0} = \text{GND1} = \text{GND2} = \text{PORTGND} = 0 \text{ V}, \\ \mu\text{PD703075AY}, 703076AY, 703078AY, 703078Y, 703079AY, 703079Y: V_{DD0} = \text{PORTV}_{DD} = 3.5 \text{ to } 5.5 \text{ V}, \\ \mu\text{PD70F3079AY}, 70\text{F3079Y}: V_{DD0} = \text{PORTV}_{DD} = 4.0 \text{ to } 5.5 \text{ V} )$ 

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
TIn0, TIn1 high-level width	<56>	t⊤IHn	n = 0, 1, 7	2T <sub>sam</sub> + 20 <sup>Note</sup>		ns
TIn0, TIn1 low-level width	<57>	t⊤i∟n	n = 0, 1, 7	2Tsam + 20 <sup>Note</sup>		ns
TIm high-level width	<58>	tтıнm	m = 2 to 5	3T + 20		ns
TIm low-level width	<59>	t⊤ı∟m	m = 2 to 5	3T + 20		ns

Note T<sub>sam</sub> (count clock cycle) can select the following cycles by setting the PRMn2 to PRMn0 bits of prescaler mode registers n0, n1 (PRMn0, PRMn1).

When n = 0 (TM0), T<sub>sam</sub> = 2T, 4T, 16T, 64T, 256T, or 1/INTWTNI cycle

When n = 1 (TM1), T<sub>sam</sub> = 2T, 4T, 16T, 32T, 128T, or 256T cycle

However, when the TIn0 valid edge is selected as the count clock,  $T_{sam} = 4T$ .

Remark T: 1/fxx



#### (7) Asynchronous serial interface (UART0, UART1) timing

(T<sub>A</sub> = -40 to +85°C, GND0 = GND1 = GND2 = PORTGND = 0 V,  $\mu$ PD703075AY, 703076AY, 703078AY, 703078Y, 703079AY, 703079Y: V<sub>DD0</sub> = PORTV<sub>DD</sub> = 3.5 to 5.5 V,  $\mu$ PD70F3079AY, 70F3079Y: V<sub>DD0</sub> = PORTV<sub>DD</sub> = 4.0 to 5.5 V)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
ASCKn cycle time	<60>	<b>t</b> ксү13		200		ns
ASCKn high-level width	<61>	<b>t</b> кн13		80		ns
ASCKn low-level width	<62>	tĸ∟13		80		ns

**Remark** n = 0, 1



(8) 3-wire serial interface (CSI0, CSI1, CSI3) timing

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{GND0} = \text{GND1} = \text{GND2} = \text{PORTGND} = 0 \text{ V},$   $\mu$ PD703075AY, 703076AY, 703078AY, 703078Y, 703079AY, 703079Y: VDD0 = PORTVDD = 3.5 to 5.5 V,  $\mu$ PD70F3079AY, 70F3079Y: VDD0 = PORTVDD = 4.0 to 5.5 V)

#### (a) Master mode

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
SCKn cycle	<63>	tксү1		400		ns
SCKn high-level width	<64>	<b>t</b> кн1		140		ns
SCKn low-level width	<65>	tĸ∟1		140		ns
SIn setup time (to SCKn↑)	<66>	tsik1		50		ns
SIn hold time (from $\overline{\text{SCKn}}$ )	<67>	tksi1		50		ns
Delay time from $\overline{\operatorname{SCKn}}\downarrow$ to SOn output	<68>	tkso1	Note		80	ns
					100	ns

**Note** μPD703078Y, 703079Y: VDD0 = PORTVDD = 4.0 to 5.5 V, μPD70F3079Y: VDD0 = PORTVDD = 4.5 to 5.5 V

**Remark** n = 0, 1, 3

#### (b) Slave mode

Parameter	Syn	nbol	Conditions	MIN.	MAX.	Unit
SCKn cycle	<63>	tксү2		400		ns
SCKn high-level width	<64>	<b>t</b> кн2		140		ns
SCKn low-level width	<65>	tĸL2		140		ns
SIn setup time (to SCKn↑)	<66>	tsik2		50		ns
SIn hold time (from $\overline{\text{SCKn}}^{\uparrow}$ )	<67>	tksi2		50		ns
Delay time from $\overline{\text{SCKn}}\downarrow$ to SOn output	<68>	tĸso2	Note		80	ns
					100	ns

Note μPD703078Y, 703079Y: VDD0 = PORTVDD = 4.0 to 5.5 V, μPD70F3079Y: VDD0 = PORTVDD = 4.5 to 5.5 V

**Remark** n = 0, 1, 3



(9) 3-wire variable length serial interface (CSI4) timing

(T<sub>A</sub> = -40 to +85°C, GND0 = GND1 = GND2 = PORTGND = 0 V,  $\mu$ PD703075AY, 703076AY, 703078AY, 703078Y, 703079AY, 703079Y: V<sub>DD0</sub> = PORTV<sub>DD</sub> = 3.5 to 5.5 V,  $\mu$ PD70F3079AY, 70F3079Y: V<sub>DD0</sub> = PORTV<sub>DD</sub> = 4.0 to 5.5 V)

#### (a) Master mode

Parameter	Syı	mbol	Conditions	MIN.	MAX.	Unit
SCK4 cycle	<69>	tkCY1		200		ns
SCK4 high-level width	<70>	<b>t</b> ĸн1		60		ns
SCK4 low-level width	<71>	tĸ∟1		60		ns
SI4 setup time (to $\overline{\text{SCK4}}$ )	<72>	tsik1		25		ns
SI4 hold time (from $\overline{\text{SCK4}}$ )	<73>	tksi1		20		ns
Delay time from $\overline{\text{SCK4}}{\downarrow}$ to SO4 output	<74>	tkso1	Note		55	ns
					70	ns

**Note** μPD703078Y, 703079Y: VDD0 = PORTVDD = 4.0 to 5.5 V, μPD70F3079Y: VDD0 = PORTVDD = 4.5 to 5.5 V

#### (b) Slave mode

Parameter	Sy	mbol	Conditions	MIN.	MAX.	Unit
SCK4 cycle	<69>	tkCY2		200		ns
SCK4 high-level width	<70>	tĸH2		60		ns
SCK4 low-level width	<71>	tĸ∟2		60		ns
SI4 setup time (to SCK4↑)	<72>	tsik2		25		ns
SI4 hold time (from SCK4↑)	<73>	tksi2		20		ns
Delay time from $\overline{\text{SCK4}}\downarrow$ to SO4 output	<74>	tkso2	Note		55	ns
					70	ns

**Note** μPD703078Y, 703079Y: VDD0 = PORTVDD = 4.0 to 5.5 V, μPD70F3079Y: VDD0 = PORTVDD = 4.5 to 5.5 V



#### (10) I<sup>2</sup>C bus mode

# $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{GND0} = \text{GND1} = \text{GND2} = \text{PORTGND} = 0 \text{ V},$ $\mu$ PD703075AY, 703076AY, 703078AY, 703078Y, 703079AY, 703079Y: VDD0 = PORTVDD = 3.5 to 5.5 V, $\mu$ PD70F3079AY, 70F3079Y: VDD0 = PORTVDD = 4.0 to 5.5 V) (1/2)

Pa	rameter	Syn	nbol	Norma	l Mode	High-Spe	ed Mode	Unit
				MIN.	MAX.	MIN.	MAX.	
SCL0 clock free	quency	-	fськ	0	100	0	400	kHz
Bus-free time ( conditions)	between stop/start	<75>	tbur	4.7	_	1.3	-	μs
Hold time <sup>Note 1</sup>		<76>	thd:sta	4.0	-	0.6	-	μs
SCL0 clock low	v-level width	<77>	t∟ow	4.7	-	1.3	-	μs
SCL0 clock hig	h-level width	<78>	tніgн	4.0	-	0.6	-	μs
Setup time for start/restart conditions		<79>	tsu:sta	4.7	-	0.6	-	μs
Data hold time	CBUS compatible master	<80>	thd:dat	5.0	_	_	-	μs
	I <sup>2</sup> C mode			0 <sup>Note 2</sup>	-	0 <sup>Note 2</sup>	0.9 <sup>Note 3</sup>	μs
Data setup time	e	<81>	tsu:dat	250	I	100 <sup>Note 4</sup>	-	ns
SDA0 and SCL	.0 signal rise time	<82>	tR	-	1000	20 + 0.1Cb <sup>Note 5</sup>	300	ns
SDA0 and SCL0 signal fall time		<83>	t⊧	-	300	20 + 0.1Cb <sup>Note 5</sup>	300	ns
Stop condition setup time		<84>	tsu:sto	4.0	-	0.6	-	μs
Pulse width of spike suppressed by input filter		<85>	ts₽	-	_	0	50	ns
Capacitance lo	ad of each bus line	-	Cb	-	400	-	400	pF

Notes 1. At the start condition, the first clock pulse is generated after the hold time.

- 2. The system requires a minimum of 300 ns hold time internally for the SDA0 signal (at VIHmin. of SCL0 signal) in order to occupy the undefined area at the falling edge of SCL0.
- **3.** If the system does not extend the SCL0 signal low hold time (t<sub>L</sub>ow), only the maximum data hold time (t<sub>HD:DAT</sub>) needs to be satisfied.
- **4.** The high-speed mode l<sup>2</sup>C bus can be used in the normal-mode l<sup>2</sup>C bus system. In this case, set the high-speed mode l<sup>2</sup>C bus so that it meets the following conditions.
  - If the system does not extend the SCL0 signal's low state hold time: tsu:DAT  $\geq 250 \mbox{ ns}$
  - If the system extends the SCL0 signal's low state hold time: Transmit the following data bit to the SDA0 line prior to the SCL0 line release (t<sub>Rmax.</sub> + t<sub>SU:DAT</sub> = 1000 + 250 = 1250 ns: Normal mode l<sup>2</sup>C bus specification).
- 5. Cb: Total capacitance of one bus line (unit: pF)

(10) I<sup>2</sup>C bus mode

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, \text{GND0} = \text{GND1} = \text{GND2} = \text{PORTGND} = 0 \text{ V},$   $\mu$ PD703075AY, 703076AY, 703078AY, 703078Y, 703079AY, 703079Y: VDD0 = PORTVDD = 3.5 to 5.5 V,  $\mu$ PD70F3079AY, 70F3079Y: VDD0 = PORTVDD = 4.0 to 5.5 V) (2/2)



# A/D Converter Characteristics ( $T_A = -40$ to $+85^{\circ}$ C, $V_{DD0} = ADCV_{DD} = 4.5$ to 5.5 V, GND0 = GND1 = GND2 = ADCGND = 0 V, Output pin load capacitance: $C_L = 50$ pF)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	-		10	10	10	bit
Overall error <sup>Note 1</sup>	-	ADM2 = 01H			±1.0	%FSR
Conversion time	<b>t</b> CONV		5		10	μs
Zero-scale error <sup>Note 1</sup>	AINL				±0.4	%FSR
Full-scale error Note 1	AINL	ADM2 = 01H			±0.6	%FSR
Integral linearity error Note 2	INL	ADM2 = 01H			±6.0	LSB
Differential linearity error Note 2	DNL	ADM2 = 01H			±6.0	LSB
Analog power supply voltage	AVDD	ADCV₀₀ pin	4.5		5.5	V
Analog input voltage	VIAN		0		ADCVDD	V
ADCVDD current	Aldd	ADM2 = 01H		4	8	mA

Notes 1. Excluding quantization error (±0.05 %FSR)

- **2.** Excluding quantization error (±0.5 LSB)
- Remarks 1. LSB: Least Significant Bit
  - FSR: Full Scale Range
  - **2.** ADM2: A/D converter mode register 2

#### Power-On-Clear Circuit, 4.5 V Detection Flag Characteristics (T<sub>A</sub> = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
POC circuit detection voltage	Vросн	CPU operation		3.0	3.3	V
	VPOCL	STOP mode	1.5	1.8	2.1	V
VM45 flag setting voltage	VM45		3.7	4.2	4.5	V

#### 19.2 Flash Memory Programming Mode (µPD70F3079AY and 70F3079Y Only)

# Basic Characteristics $(T_A = -20 \text{ to } +85^{\circ}\text{C}, V_{DD0} = \text{ADCV}_{DD} = \text{PORTV}_{DD} = 4.5 \text{ to } 5.5 \text{ V},$ GND0 = GND1 = GND2 = ADCGND = PORTGND = 0 V)

Parameter	Symbol	Cond	litions	MIN.	TYP.	MAX.	Unit
VPP supply voltage	VPP2	During flash mem	ory programming	7.5	7.8	8.1	V
VDD supply current	ldd	VPP = VPP2	fxx = 16 MHz			53	mA
VPP supply current	<b>I</b> PP	VPP = VPP2				100	mA
Step erase time	ter	Note 1			0.2		S
Overall erase time per area	tera	When the step era Note 2			20	s/area	
Write-back time	twв	Note 3		1		ms	
Number of write-backs per write- back command	Сwв	When the write-back time = 1 ms, Note 4				300	Count/ write-back command
Number of erase/write-backs	CERWB					16	Count
Step writing time	twn	Note 5			20		μs
Overall writing time per word	twrw	When the step writing time = $20 \ \mu s$ (1 word = 4 bytes), <b>Note 6</b>		20		200	<i>µ</i> s/word
Number of rewrites per area	CERWR	1 erase + 1 write after erase = 1 rewrite, <b>Note 7</b>			100		Count/ area

Notes 1. The recommended setting value of the step erase time is 0.2 s.

- 2. The prewrite time prior to erasure and the erase verify time (write-back time) are not included.
- 3. The recommended setting value of the write-back time is 1 ms.
- 4. Write-back is executed once by the issuance of the write-back command. Therefore, the retry count must be the maximum value minus the number of commands issued.
- 5. The recommended setting value of the step writing time is 20  $\mu$ s.
- 6. 20  $\mu$ s is added to the actual writing time per word. The internal verify time during and after the writing is not included.
- 7. When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".

 $\begin{array}{l} \textbf{Example} \ (P: Write, E: Erase) \\ Shipped \ product \longrightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P: 3 \ rewrites \\ Shipped \ product \rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P: 3 \ rewrites \end{array}$ 

- Remarks 1. The operating clock range during programming flash memory is the same as normal operation.
  - 2. When the PG-FP3 or PG-FP4 is used, a time parameter required for writing/erasing by downloading parameter files is automatically set. Do not change the settings unless otherwise specified.
  - **3.** Area 0 = 00000H to 1FFFFH, area 1 = 20000H to 3FFFFH



# 100-PIN PLASTIC LQFP (FINE PITCH) (14x14)

NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS				
А	16.00±0.20				
В	14.00±0.20				
С	14.00±0.20				
D	16.00±0.20				
F	1.00				
G	1.00				
н	$0.22\substack{+0.05\\-0.04}$				
I	0.08				
J	0.50 (T.P.)				
K	1.00±0.20				
L	0.50±0.20				
М	$0.17\substack{+0.03 \\ -0.07}$				
N	0.08				
Р	1.40±0.05				
Q	0.10±0.05				
R	$3^{\circ+7^{\circ}}_{-3^{\circ}}$				
S	1.60 MAX.				
S100GC-50-8EU, 8EA-2					

# 100-PIN PLASTIC QFP (14x20)







,	ГР ,	 — <del>  -</del> K	
_			S
	t L <sub>e</sub>		
		м⊥	

## NOTE

Each lead centerline is located within 0.15 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	23.6±0.4
В	20.0±0.2
С	14.0±0.2
D	17.6±0.4
F	0.8
G	0.6
Н	0.30±0.10
I	0.15
J	0.65 (T.P.)
К	1.8±0.2
L	0.8±0.2
М	$0.15\substack{+0.10 \\ -0.05}$
Ν	0.10
Р	2.7±0.1
Q	0.1±0.1
R	5°±5°
S	3.0 MAX.
P	100GF-65-3BA1-4

#### CHAPTER 21 RECOMMENDED SOLDERING CONDITIONS

The V850/SF1 should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.

For technical information, see the following website.

\*

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Table 21-1. Surface Mounting Type Soldering Conditions (1/2)

(1)  $\mu$ PD703075AYGC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)  $\mu$ PD703076AYGC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)  $\mu$ PD703078AYGC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)  $\mu$ PD703078YGC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)  $\mu$ PD703079AYGC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)  $\mu$ PD703079YGC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)  $\mu$ PD703079YGC-xxx-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)  $\mu$ PD7053079AYGC-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)  $\mu$ PD70F3079AYGC-8EU: 100-pin plastic LQFP (fine pitch) (14 × 14)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Two times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 10 to 72 hours)	VP15-107-2
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

#### Caution Do not use different soldering methods together (except for partial heating).

**Remark** The recommended soldering conditions of (A) grade products are the same as those of standard products.

#### Table 21-1. Surface Mounting Type Soldering Conditions (2/2)

(2)	μPD70F3079AYGF-3BA:	100-pin plastic QFP (14 $ imes$ 20)
	μPD70F3079YGF-3BA:	100-pin plastic QFP ( $14 \times 20$ )

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 20 to 72 hours)	IR35-207-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Two times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 20 to 72 hours)	VP15-207-2
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together (except for partial heating).

 (3) μΦD703075AYGF-xxx-3BA: 100-pin plastic QFP (14 × 20) μΦD703076AYGF-xxx-3BA: 100-pin plastic QFP (14 × 20) μΦD703078AYGF-xxx-3BA: 100-pin plastic QFP (14 × 20) μΦD703078YGF-xxx-3BA: 100-pin plastic QFP (14 × 20) μΦD703079AYGF-xxx-3BA: 100-pin plastic QFP (14 × 20) μΦD703079YGF-xxx-3BA: 100-pin plastic QFP (14 × 20)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 20 to 72 hours)	IR35-207-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Two times or less, Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 20 to 72 hours)	VP15-207-2
Wave soldering	Soldering bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature), Exposure limit: 7 days <sup>Note</sup> (after that, prebake at 125°C for 20 to 72 hours)	WS60-207-1
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	_

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

#### Caution Do not use different soldering methods together (except for partial heating).

#### APPENDIX A NOTES ON TARGET SYSTEM DESIGN

The following shows a diagram of the connection conditions between the in-circuit emulator option board and conversion connector. Design your system making allowances for conditions such as the shape of parts mounted on the target system as shown below.





Figure A-2. 100-Pin Plastic QFP ( $14 \times 20$ )



### APPENDIX B REGISTER INDEX

		1	(1/8)
Symbol	Name	Unit	Page
ADCR	A/D conversion result register	ADC	348
ADCRH	A/D conversion result register H (higher 8 bits) ADC		348
ADIC	Interrupt control register	ADC	162
ADM1	A/D converter mode register 1	ADC	350
ADM2	A/D converter mode register 2	ADC	350
ADS	Analog input channel specification register	ADC	353
ASIM0	Asynchronous serial interface mode register 0	UART	317
ASIM1	Asynchronous serial interface mode register 1	UART	317
ASIS0	Asynchronous serial interface status register 0	UART	318
ASIS1	Asynchronous serial interface status register 1	UART	318
BCC	Bus cycle control register	BCU	136
BRGC0	Baud rate generator control register 0	BRG	319
BRGC1	Baud rate generator control register 1	BRG	319
BRGCK4	Baud rate generator output clock selection register 4	BRG	340
BRGCN4	Baud rate generator source clock selection register 4	BRG	339
BRGMC00	Baud rate generator mode control register 00	BRG	320
BRGMC01 Baud rate generator mode control register 01		BRG	320
BRGMC10	Baud rate generator mode control register 10	BRG	320
BRGMC11	AC11 Baud rate generator mode control register 11 BRG		320
C1BA	1BA CAN1 bus active register FCA		467
C1BRP	P CAN1 bit rate prescaler register FCAN		468
C1CTRL	RL CAN1 control register FCA		455
C1DEF	CAN1 definition register	FCAN	460
C1DINF	CAN1 bus diagnostic information register	FCAN	471
C1ERC	CAN1 error count register	FCAN	464
C1IE	CAN1 interrupt enable register	FCAN	465
C1INTP	CAN1 interrupt pending register	FCAN	441
C1LAST	CAN1 information register	FCAN	463
C1MASKH0	CAN1 address mask 0 register H	FCAN	453
C1MASKH1	CAN1 address mask 1 register H	FCAN	453
C1MASKH2	CAN1 address mask 2 register H	FCAN	453
C1MASKH3	CAN1 address mask 3 register H	FCAN	453
C1MASKL0	CAN1 address mask 0 register L	FCAN	453
C1MASKL1	CAN1 address mask 1 register L	FCAN	453
C1MASKL2	CAN1 address mask 2 register L	FCAN	453
C1MASKL3	CAN1 address mask 3 register L	FCAN	453

Symbol	Name	Unit	Page
C1SYNC	CAN1 synchronization control register	FCAN	472
C2BA	CAN2 bus active register	FCAN	467
C2BRP	CAN2 bit rate prescaler register	FCAN	468
C2CTRL	CAN2 control register	FCAN	455
C2DEF	CAN2 definition register	FCAN	460
C2DINF	CAN2 bus diagnostic information register	FCAN	471
C2ERC	CAN2 error count register	FCAN	464
C2IE	CAN2 interrupt enable register	FCAN	465
C2INTP	CAN2 interrupt pending register	FCAN	441
C2LAST	CAN2 information register	FCAN	463
C2MASKH0	CAN2 address mask 0 register H	FCAN	453
C2MASKH1	CAN2 address mask 1 register H	FCAN	453
C2MASKH2	CAN2 address mask 2 register H	FCAN	453
C2MASKH3	CAN2 address mask 3 register H	FCAN	453
C2MASKL0	CAN2 address mask 0 register L	FCAN	453
C2MASKL1	L1 CAN2 address mask 1 register L FCAN		453
C2MASKL2	L2 CAN2 address mask 2 register L FCAN		453
C2MASKL3	L3 CAN2 address mask 3 register L FC/		453
C2SYNC	CAN2 synchronization control register FCAN		472
CANIC1	Interrupt control register INTC		162
CANIC2	Interrupt control register INTC		162
CANIC3	Interrupt control register INTC		162
CANIC4	Interrupt control register INTC		162
CANIC5	Interrupt control register	INTC	162
CANIC6	Interrupt control register	INTC	162
CANIC7	Interrupt control register	INTC	162
CCINTP	CAN interrupt pending register	FCAN	439
CGCS	CAN main clock select register	FCAN	448
CGIE	CAN global interrupt enable register	FCAN	447
CGINTP	CAN global interrupt pending register FCAN		440
CGMSR	SR CAN message search result register FCAN		451
CGMSS	CAN message search start register FCAN		451
CGST	CAN global status register FCAN		444
CGTSC	CAN time stamp count register FCAN		450
CORAD0	Correction address register 0 CPU		390
CORAD1	RAD1     Correction address register 1     CPU		390
CORAD2	ORAD2 Correction address register 2 CPU		390
CORAD3	VRAD3 Correction address register 3 CPU		390

			(3/8)
Symbol	Name	Unit	Page
CORCN	Correction control register	CPU	389
CORRQ	Correction request register	CPU	389
CR00	Capture/compare register 00	RPU	186
CR01	Capture/compare register 01	RPU	187
CR10	Capture/compare register 10	RPU	186
CR11	Capture/compare register 11	RPU	187
CR2	16-bit compare register 2	RPU	222
CR3	16-bit compare register 3	RPU	222
CR4	16-bit compare register 4	RPU	222
CR5	16-bit compare register 5	RPU	222
CR6	16-bit compare register 6	RPU	222
CR70	Capture/compare register 70	RPU	186
CR71	Capture/compare register 71	RPU	187
CRC0	Capture/compare control register 0	RPU	190
CRC1	Capture/compare control register 1	RPU	190
CRC7	Capture/compare control register 7	RPU	190
CSIB4	Variable-length serial setting register	CSI	338
CSIC0	Interrupt control register		162
CSIC1	Interrupt control register		162
CSIC3	Interrupt control register		162
CSIC4	Interrupt control register		162
CSIM0	Serial operation mode register 0		251
CSIM1	Serial operation mode register 1		251
CSIM3	Serial operation mode register 3		251
CSIM4	Variable-length serial control register	CSI	337
CSIS0	Serial clock selection register 0	CSI	252
CSIS1	Serial clock selection register 1	CSI	252
CSIS3	Serial clock selection register 3	CSI	252
CSTOP	CAN stop register	FCAN	443
DBC0	DMA byte count register 0	DMAC	375
DBC1	DMA byte count register 1	DMAC	375
DBC2	DMA byte count register 2	DMAC	375
DBC3	DMA byte count register 3	DMAC	375
DBC4	DMA byte count register 4	DMAC	375
DBC5	DMA byte count register 5	DMAC	375
DCHC0	DMA channel control register 0	DMAC	376
DCHC1	DMA channel control register 1		376

Symbol	Name	Unit	(4/8) Page
DCHC2	DMA channel control register 2	DMAC	376
DCHC3	DMA channel control register 3	DMAC	376
DCHC4	DMA channel control register 4	DMAC	376
DCHC5	DMA channel control register 5	DMAC	376
	DMA peripheral I/O address register 0	DMAC	372
DIOA1	DMA peripheral I/O address register 1	DMAC	372
DIOA2	DMA peripheral I/O address register 2	DMAC	372
DIOA3	DMA peripheral I/O address register 3	DMAC	372
DIOA4	DMA peripheral I/O address register 4	DMAC	372
DIOA5	DMA peripheral I/O address register 5	DMAC	372
DMAIC0	Interrupt control register	INTC	162
DMAIC1	Interrupt control register	INTC	162
DMAIC2	Interrupt control register	INTC	162
DMAIC3	Interrupt control register	INTC	162
DMAIC4	Interrupt control register	INTC	162
DMAIC5	Interrupt control register		162
DMAS	DMA trigger expansion register	DMAC	375
DRA0	DMA internal RAM address register 0	DMAC	372
DRA1	DMA internal RAM address register 1		372
DRA2	DMA internal RAM address register 2		372
DRA3	DMA internal RAM address register 3		372
DRA4	DMA internal RAM address register 4		372
DRA5	DMA internal RAM address register 5		372
DWC	Data wait control register		134
ECR	Interrupt source register	CPU	50
EGN0	Falling edge specification register 0	INTC	97, 155
EGP0	Rising edge specification register 0	INTC	96, 155
IIC0	IIC shift register 0	I <sup>2</sup> C	258, 270
IICC0	IIC control register 0	I <sup>2</sup> C	260
IICCE0	IIC clock expansion register 0	I <sup>2</sup> C	268
IICCL0	IIC clock selection register 0	I <sup>2</sup> C	268
IICS0	IIC status register 0		265
IICX0	IIC function expansion register 0 I <sup>2</sup> C		268
ISPR	In-service priority register INTC		165
KRIC	Interrupt control register INTC		162
KRM	Key return mode register KR		181
MM	Memory expansion mode register Port		64

			(5/8)
Symbol	Name	Unit	Page
M_CONF00	CAN message configuration registers 00 to 31	FCAN	433
to M_CONE31			
M_CTBL00	CAN message control registers 00 to 31	FCAN	425
to		10/11	420
M_CTRL31			
M_DATA000	CAN message data registers 000 to 317	FCAN	429
IO M_DATA317			
M_DLC00	CAN message data length registers 00 to 31	FCAN	423
to			
M_DLC31			
M_IDH00	CAN message ID registers H00 to H31	FCAN	431
M_IDH31			
M_IDL00	CAN message ID registers L00 to L31	FCAN	431
to			
M_IDL31		50.00	105
M_STAT00 to	CAN message status registers 00 to 31	FCAN	435
M_STAT31			
M_TIME00	CAN message time stamp registers 00 to 31	FCAN	427
to M TIME31			
	Noise elimination control register	INTC	168
OSTS	Oscillation stabilization time selection register	WDT	81, 243
P0	Port 0		94
P1	Port 1		98
P10	Port 10	Port	118
P11	Port 11	Port	121
P2	Port 2	Port	102
P3	Port 3	Port	105
P4	Port 4	Port	108
P5	Port 5	Port	108
P6	Port 6	Port	111
P7	Port 7	Port	113
P8	Port 8	Port	113
P9	Port 9	Port	115
PAC	Port alternate-function control register	Port	122
PCC	Processor clock control register	CG	78
PF1	Port 1 function register	Port	99
PIC0	Interrupt control register	INTC	162
PIC1	PIC1 Interrupt control register INTC		162

Symbol	Name	Unit	Page
PIC2	Interrupt control register	INTC	162
PIC3	Interrupt control register		162
PIC4	Interrupt control register	INYC	162
PIC5	Interrupt control register	INTC	162
PIC6	Interrupt control register	INTC	162
PM0	Port 0 mode register	Port	96
PM1	Port 1 mode register	Port	99
PM10	Port 10 mode register	Port	119
PM11	Port 11 mode register	Port	122
PM2	Port 2 mode register	Port	103
PM3	Port 3 mode register	Port	106
PM4	Port 4 mode register	Port	109
PM5	Port 5 mode register	Port	109
PM6	Port 6 mode register	Port	112
PM9	Port 9 mode register	Port	115
POCS	POC status register Res		385
PRCMD	Command register		75
PRM00	Prescaler mode register 00		193
PRM01	Prescaler mode register 01		193
PRM10	Prescaler mode register 10		195
PRM11	Prescaler mode register 11 RPI		195
PRM70	Prescaler mode register 70		195
PRM71	Prescaler mode register 71		195
PSC	Power save control register		80
PSW	Program status word		51
PU10	Pull-up resistor option register 10	Port	119
RX0	Receive shift register 0	UART	315
RX1	Receive shift register 1	UART	315
RXB0	Receive buffer register 0	UART	315
RXB1	Receive buffer register 1		315
SAR	Successive approximation register	ADC	348
SC_STAT00	CAN status set/clear registers 00 to 31	FCAN	437
to			
SEBICO	Interrupt control register		162
SEBIC1			162
SIOO	Sorial I/O shift register 0		250
SIO1	Serial I/O shift register 1		250
SI03	Serial I/O shift register 3	CSI	250
5100	Senar /O smit register 5		200

		1	(7/8)
Symbol	Name	Unit	Page
SIO4	Variable-length serial I/O shift register 4	CSI	335
STIC0	Interrupt control register	INTC	162
STIC1	Interrupt control register	INTC	162
SVA0	Slave address register 0	l <sup>2</sup> C	258, 270
SYS	System status register	CG	75
TCL20	Timer clock selection register 20	RPU	223
TCL21	Timer clock selection register 21	RPU	223
TCL30	Timer clock selection register 30	RPU	223
TCL31	Timer clock selection register 31	RPU	223
TCL40	Timer clock selection register 40	RPU	223
TCL41	Timer clock selection register 41	RPU	223
TCL50	Timer clock selection register 50	RPU	223
TCL51	Timer clock selection register 51	RPU	223
TCL60	Timer clock selection register 60	RPU	223
TCL61	Timer clock selection register 61	RPU	223
TM0	16-bit timer register 0 RP		185
TM1	16-bit timer register 1	RPU	185
TM2	16-bit counter 2		222
ТМЗ	16-bit counter 3		222
TM4	16-bit counter 4		222
TM5	16-bit counter 5		222
TM6	16-bit counter 6		222
TM7	16-bit timer register 7		185
TMC0	16-bit timer mode control register 0		188
TMC1	16-bit timer mode control register 1	RPU	188
TMC20	16-bit timer mode control register 20	RPU	226
TMC30	16-bit timer mode control register 30	RPU	226
TMC40	16-bit timer mode control register 40	RPU	226
TMC50	16-bit timer mode control register 50	RPU	226
TMC60	16-bit timer mode control register 60	RPU	226
TMC7	16-bit timer mode control register 7 RPU		188
TMIC00	Interrupt control register INTC		162
TMIC01	Interrupt control register INTC		162
TMIC10	Interrupt control register INTC		162
TMIC11	Interrupt control register INTC		162
TMIC2	Interrupt control register INTC		162
TMIC3	Interrupt control register INTC		162
TMIC4	Interrupt control register INTC		162

			(8/8)
Symbol	Name		Page
TMIC5	Interrupt control register	INTC	162
TMIC6	Interrupt control register	INTC	162
TMIC70	Interrupt control register	INTC	162
TMIC71	Interrupt control register	INTC	162
TOC0	16-bit timer output control register 0	RPU	191
TOC1	16-bit timer output control register 1	RPU	191
TOC7	16-bit timer output control register 7	RPU	191
TXS0	Transmit shift register 0 UAR		315
TXS1	Transmit shift register 1 UART		315
VM45C	VM45 control register Reset		386
WDCS	Watchdog timer clock selection register     WDT		244
WDTIC	Interrupt control register	INTC	162
WDTM	Watchdog timer mode register WDT		167, 245
WTNCS	Watch timer clock selection register	WT	238
WTNIC	Interrupt control register	INTC	162
WTNIIC	Interrupt control register	INTC	162
WTNM	Watch timer mode control register	WT	237

#### APPENDIX C INSTRUCTION SET LIST

• How to read instruction set list



#### Table C-1. Symbols in Operand Description

Symbol	Description
reg1	General-purpose register (r0 to r31): Used as source register
reg2	General-purpose register (r0 to r31): Mainly used as destination register
ер	Element pointer (r30)
bit#3	3-bit data for bit number specification
imm×	×-bit immediate data
disp×	×-bit displacement
regID	System register number
vector	5-bit data that specifies trap vector number (00H to 1FH)
сссс	4-bit data that indicates condition code

#### Table C-2. Symbols Used for Opcode

Symbol	Description		
R	1-bit data of code that specifies reg1 or regID		
r	1-bit data of code that specifies reg2		
d	1-bit data of displacement		
i	1-bit data of immediate data		
сссс	4-bit data that indicates condition code		
bbb	3-bit data that specifies bit number		

#### Table C-3. Symbols Used for Operation Description

Symbol	Description		
<i>←</i>	Assignment		
GR[ ]	General-purpose register		
SR[ ]	System register		
zero-extend (n)	Zero-extends n to word length.		
sign-extend (n)	Sign-extends n to word length.		
load-memory (a,b)	Reads data of size b from address a.		
store-memory (a,b,c)	Writes data b of size c to address a.		
load-memory-bit (a,b)	Reads bit b from address a.		
store-memory-bit (a,b,c)	Writes c to bit b of address a		
saturated (n)	$\begin{array}{l} \mbox{Performs saturated processing of n. (n is 2's complement).} \\ \mbox{Result of calculation of n:} \\ \mbox{If n is } n \geq 7 \mbox{FFFFFFH} \mbox{ as result of calculation, 7 \mbox{FFFFFFH}.} \\ \mbox{If n is } n \leq 80000000 \mbox{H as result of calculation, 80000000 \mbox{H}.} \end{array}$		
result	Reflects result to a flag.		
Byte	Byte (8 bits)		
Halfword	Halfword (16 bits)		
Word	Word (32 bits)		
+	Add		
-	Subtract		
	Bit concatenation		
×	Multiply		
÷	Divide		
AND	Logical product		
OR	Logical sum		
XOR	Exclusive logical sum		
NOT	Logical negate		
logically shift left by	Logical left shift		
logically shift right by	Logical right shift		
arithmetically shift right by	Arithmetic right shift		

#### Table C-4. Symbols Used for Flag Operation

Symbol	Description		
(blank)	Not affected		
0	Cleared to 0		
×	Set of cleared according to result		
R	Previously saved value is restored		

#### Table C-5. Condition Codes

Condition Name (cond)	Condition Code (cccc)	Conditional Expression	Description
V	0000	OV = 1	Overflow
NV	1000	OV = 0	No overflow
C/L	0001	CY = 1	Carry Lower (Less than)
NC/NL	1001	CY = 0	No carry No lower (Greater than or equal)
Z/E	0010	Z = 1	Zero Equal
NZ/NE	1010	Z = 0	Not zero Not equal
NH	0011	(CY OR Z) = 1	Not higher (Less than or equal)
Н	1011	(CY OR Z) = 0	Higher (Greater than)
Ν	0100	S = 1	Negative
Р	1100	S = 0	Positive
т	0101	_	Always (unconditional)
SA	1101	SAT = 1	Saturated
LT	0110	(S XOR OV) = 1	Less than signed
GE	1110	(S XOR OV) = 0	Greater than or equal signed
LE	0111	( (S XOR OV) OR Z) = 1	Less than or equal signed
GT	1111	( (S XOR OV) OR Z) = 0	Greater than signed
## Instruction Set List (1/4)

Instruction	Mnemonic	Operand	Opcode	Operation			Flag		
Group					CY	ov	s	Z	SAT
Load/store	SLD.B	disp7 [ep], reg2	rrrrr0110ddddddd	adr ← ep + zero-extend (disp7) GR [reg2] ← sign-extend (Load-memory (adr, Byte))					
	SLD.H	disp8 [ep], reg2	rrrrr1000ddddddd Note 1	adr ← ep + zero-extend (disp8) GR [reg2] ← sign-extend (Load-memory (adr, Halfword))					
	SLD.W	disp8 [ep], reg2	rrrrr1010dddddd0 Note 2	adr ← ep + zero-extend (disp8) GR [reg2] ← Load-memory (adr, Word)					
	LD.B	disp16 [reg1], reg2	rrrrr111000RRRRR ddddddddddddddddd	adr ← GR [reg1] + sign-extend (disp16) GR [reg2] ← sign-extend (Load-memory (adr, Byte))					
	LD.H	disp16 [reg1], reg2	rrrrr111001RRRRR dddddddddddddddd Note 3	adr ← GR [reg1] + sign-extend (disp16) GR [reg2] ← sign-extend (Load-memory (adr, Halfword))					
	LD.W	disp16 [reg1], reg2	rrrrr111001RRRRR ddddddddddddddd Note 3	adr $\leftarrow$ GR [reg1] + sign-extend (disp16) GR [reg2] $\leftarrow$ Load-memory (adr, Word))	<b>–</b>				
	SST.B	reg2, disp7 [ep]	rrrrr0111dddddd	adr ← ep + zero-extend (disp7) Store-memory (adr, GR [reg2], Byte)					
	SST.H	reg2, disp8 [ep]	rrrrr1001ddddddd Note 1	adr ← ep + zero-extend (disp8) Store-memory (adr, GR [reg2], Halfword)					
	SST.W	reg2, disp8 [ep]	rrrrr1010ddddd1 Note 2	adr ← ep + zero-extend (disp8) Store-memory (adr, GR [reg2], Word)					
	ST.B	reg2, disp16 [reg1]	rrrrr111010RRRRR dddddddddddddddd	adr ← GR [reg1] + sign-extend (disp16) Store-memory (adr, GR [reg2], Byte)					
	ST.H	reg2, disp16 [reg1]	rrrrr111011RRRRR ddddddddddddddddd Note 3	adr ← GR [reg1] + sign-extend (disp16) Store-memory (adr, GR [reg2], Halfword)					
	ST.W	reg2, disp16 [reg1]	rrrrr111011RRRRR ddddddddddddddd Note 3	adr ← GR [reg1] + sign-extend (disp16) Store-memory (adr, GR [reg2], Word)					
Arithmetic	MOV	reg1, reg2	rrrrr000000RRRRR	$GR [reg2] \leftarrow GR [reg1]$					
operation	MOV	imm5, reg2	rrrrr010000iiiii	$GR [reg2] \leftarrow sign-extend (imm5)$					
	MOVHI	imm16, reg1, reg2	rrrrr110010RRRRR	GR [reg2] ← GR [reg1] + (imm16    0 <sup>16</sup> )					
	MOVEA	imm16, reg1, reg2	rrrrr110001RRRRR	GR [reg2] ← GR [reg1] + sign-extend (imm16)					

**Notes 1.** ddddddd is the higher 7 bits of disp8.

2. dddddd is the higher 6 bits of disp8.

**3.** dddddddddddd is the higher 15 bits of disp16.

## Instruction Set List (2/4)

Instruction	Mnemonic	Operand	Oncode	Operation	Fla		Flag	Flag		
Group	Winemonie	Operand	Opeode	Operation	СҮ	ov	S	Z	SAT	
Arithmetic	ADD	reg1, reg2	rrrrr001110RRRRR	$GR [reg2] \leftarrow GR [reg2] + GR [reg1]$	×	×	×	×		
operation	ADD	imm5, reg2	rrrrr010010iiiii	$GR \text{ [reg2]} \leftarrow GR \text{ [reg2]} + sign-extend (imm5)}$	×	×	×	×		
	ADDI	imm16, reg1, reg2	rrrrr110000RRRRR	$GR [reg2] \leftarrow GR [reg1] + sign-extend (imm16)$	×	×	×	×		
	SUB	reg1, reg2	rrrrr001101RRRRR	$GR [reg2] \leftarrow GR [reg2] - GR [reg1]$	×	×	×	×		
	SUBR	reg1, reg2	rrrrr001100RRRRR	$GR [reg2] \leftarrow GR [reg1] - GR [reg2]$	×	×	×	×		
	MULH	reg1,reg2	rrrrr000111RRRRR	$\begin{array}{l} \text{GR [reg2]} \leftarrow \text{GR [reg2]}^{\text{Note}} \times \text{GR [reg1]}^{\text{Note}} \\ (\text{Signed multiplication}) \end{array}$						
	MULH	imm5, reg2	rrrrr010111iiiii	$\begin{array}{ll} \mbox{GR [reg2]} \leftarrow \mbox{GR [reg2]} \overset{\mbox{Note}}{\longrightarrow} \times \mbox{sign-extend} \\ \mbox{(imm5)} & (\mbox{Signed multiplication}) \end{array}$						
	MULHI	imm16, reg1, reg2	rrrrr110111RRRRR	$\begin{array}{l} \text{GR [reg2]} \gets \text{GR [reg1]}^{\text{Note}} \times \text{imm16} \\ \text{(Signed multiplication)} \end{array}$						
	DIVH	reg1, reg2	rrrrr000010RRRRR	$\begin{array}{l} GR \; [reg2] \leftarrow GR \; [reg2] \div GR \; [reg1]^{\; Note} \\ (Signed \; division) \end{array}$		×	×	×		
	CMP	reg1, reg2	rrrrr001111RRRRR	$\text{result} \gets \text{GR} \text{ [reg2]} - \text{GR} \text{ [reg1]}$	×	×	×	×		
	CMP	imm5, reg2	rrrrr010011iiiii	result $\leftarrow$ GR [reg2] – sign-extend (imm5)	×	×	×	×		
	SETF	cccc, reg2	rrrrr1111110cccc 00000000000000000000000	if conditions are satisfied then GR [reg2] ← 00000001H else GR [reg2] ← 00000000H						
Saturated operation	SATADD	reg1, reg2	rrrrr000110RRRRR	GR [reg2] ← saturated (GR [reg2] + GR [reg1])	×	×	×	×	×	
	SATADD	imm5, reg2	rrrrr010001iiiii	$GR [reg2] \leftarrow saturated (GR [reg2] + signeration signeration (imm5))$	×	×	×	×	×	
	SATSUB	reg1, reg2	rrrrr000101RRRRR	GR [reg2] ← saturated (GR [reg2] – GR [reg1])	×	×	×	×	×	
	SATSUBI	imm16, reg1, reg2	rrrrr110011RRRRR	$GR [reg2] \leftarrow saturated (GR [reg1] - signerative sign-signeration (imm16))$	×	×	×	×	×	
	SATSUBR	reg1, reg2	rrrr000100RRRRR	GR [reg2] ← saturated (GR [reg1] – GR [reg2])	×	×	×	×	×	
Logic	TST	reg1, reg2	rrrrr001011RRRRR	$result \gets GR \ [reg2] \ AND \ GR \ [reg1]$		0	×	×		
operation	OR	reg1, reg2	rrrrr001000RRRRR	$GR [reg2] \leftarrow GR [reg2] OR GR [reg1]$		0	×	×		
	ORI	imm16, reg1, reg2	rrrrr110100RRRRR	$GR [reg2] \leftarrow GR [reg1] OR zero-extend (imm16)$		0	×	×		
	AND	reg1, reg2	rrrrr001010RRRRR	$GR \text{ [reg2]} \leftarrow GR \text{ [reg2]} AND GR \text{ [reg1]}$		0	×	×		
	ANDI	imm16, reg1, reg2	rrrrr110110RRRRR	GR [reg2] ← GR [reg1] AND zero-extend (imm16)		0	0	×		

**Note** Only the lower halfword data is valid.

## Instruction Set List (3/4)

Instruction	Instruction Mnomonia Operand Opcode Operation		Operation			Flag			
Group	winemonic	operand	opeede		CY	ov	S	Z	SAT
Logic	XOR	reg1, reg2	rrrrr001001RRRRR	$GR [reg2] \leftarrow GR [reg2] XOR GR [reg1]$		0	×	×	
operation	XORI	imm16, reg1, reg2	rrrrr110101RRRRR iiiiiiiiiiiiiiiiiiiiiiiiiiii	$GR [reg2] \leftarrow GR [reg1] XOR zero-extend (imm16)$		0	×	×	
	NOT	reg1, reg2	rrrrr000001RRRRR	$GR [reg2] \leftarrow NOT (GR [reg1])$		0	×	×	
	SHL	reg1, reg2	rrrrr111111RRRRR 0000000011000000	$ \begin{array}{l} GR \; [reg2] \leftarrow GR \; [reg2] \; logically shift left by \\ GR \; [reg1] ) \end{array} $	×	0	×	×	
	SHL	imm5, reg2	rrrrr010110iiiii	GR [reg2] ← GR [reg2] logically shift left by zero-extend (imm5)	×	0	×	×	
	SHR	reg1, reg2	rrrrr1111111cccc 0000000010000000	$GR \text{ [reg2]} \leftarrow GR \text{ [reg2] logically shift right}$ by $GR \text{ [reg1]}$	×	0	×	×	
	SHR	imm5, reg2	rrrrr010100iiiii	$GR [reg2] \leftarrow GR [reg2] logically shift right by zero-extend (imm5)$	×	0	×	×	
	SAR	reg1, reg2	rrrrr111111RRRRR 0000000010100000	$GR [reg2] \leftarrow GR [reg2] arithmetically shift right by GR [reg1]$	×	0	×	×	
	SAR	imm5, reg2	rrrrr010101iiiii	$GR [reg2] \leftarrow GR [reg2] arithmetically shift right by zero-extend (imm5)$	×	0	×	×	
Jump	JMP	[reg1]	00000000011RRRR R	$PC \leftarrow GR [reg1]$					
	JR	disp22	0000011110dddddd ddddddddddddddd Note 1	$PC \leftarrow PC + sign-extend (disp22)$					
	JARL	disp22, reg2	rrrrr11110dddddd ddddddddddddddd Note 1	$GR [reg2] \leftarrow PC + 4$ $PC \leftarrow PC + sign-extend (disp22)$					
	Bcond	disp9	ddddd1011dddcccc Note 2	if conditions are satisfied then PC $\leftarrow$ PC + sign-extend (disp9)					
Bit manipulate	SET1	bit#3, disp16 [reg1]	00bbb111110RRRR ddddddddddddddddd	adr ← GR [reg1] + sign-extend (disp16) Z flag ← Not (Load-memory-bit (adr, bit#3) Store memory-bit (adr, bit#3, 1)				×	
	CLR1	bit#3, disp16 [reg1]	10bbb111110RRRR R ddddddddddddddddd	adr ← GR [reg1] + sign-extend (disp16) Z flag ← Not (Load-memory-bit (adr, bit#3)) Store memory-bit (adr, bit#3, 0)				×	
	NOT1	bit#3, disp16 [reg1]	01bbb111110RRRRR dddddddddddddddddd	adr ← GR [reg1] + sign-extend (disp16) Z flag ← Not (Load-memory-bit (adr, bit#3)) Store-memory-bit (adr, bit#3, Z flag)				×	
	TST1	bit#3, disp16 [reg1]	11bbb111110RRRRR dddddddddddddddd	adr $\leftarrow$ GR [reg1] + sign-extend (disp16) Z flag $\leftarrow$ Not (Load-memory-bit (adr, bit#3))				×	

Notes 1. dddddddddddddddddd is the higher 21 bits of dip22.

2. dddddddd is the higher 8 bits of disp9.

#### Instruction Set List (4/4)

Instruction	Mnemonic	Operand	Oncode	Operation				Flag		
Group	Winemonic	Operand	Opcode			СҮ	ov	S	Z	SAT
Special	LDSR	reg2, regID	rrrrr111111RRRRR	SR [regID] ←GR	regID = EIPC, FEPC					
			0000000000100000 Note	[reg2]	regID = EIPSW, FEPSW					
					regID = PSW	×	×	×	×	×
	STSR	regID, reg2	rrrrr111111RRRRR 0000000001000000	$GR [reg2] \leftarrow SR [regl]$	D]					
	TRAP	vector	00000111111iiii 0000000100000000	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
	RETI		0000011111100000 0000000101000000	$\begin{array}{ll} \text{if PSW.EP} = 1 \\ \text{then}  PC  \leftarrow \text{EIPC} \\ PSW \leftarrow \text{EIPS} \\ \text{else if PSW.NP} = 1 \\ \text{then}  PC \leftarrow \text{FI} \\ PSW \leftarrow \\ \text{else}  PC \leftarrow \text{E} \\ PSW \leftarrow \end{array}$	N EPC FEPSW IPC EIPSW	R	R	R	R	R
	HALT		0000011111100000 0000000100100000	Stops						
	DI		0000011111100000 0000000101100000	PSW.ID ← 1 (Maskable interrupt di	sabled)					
	EI		1000011111100000 0000000101100000	$PSW.ID \leftarrow 0$ (Maskable interrupt er	nabled)					
	NOP		000000000000000000000000000000000000000	Uses 1 clock cycle wit	hout doing anything					

**Note** The opcode of this instruction uses the field of reg1 even though the source register is shown as reg2 in the above table. Therefore, the meaning of register specification for mnemonic description and opcode is different from that of the other instructions.

rrrrr = regID specification

RRRRR = reg2 specification

# D.1 Major Revisions in This Edition

Page	Description
Throughout	Addition of following special grade products
	μPD703075AY(A), 703076AY(A), 703078AY(A), 703079AY(A), 70F3079AY(A)
p. 50	Addition of operation description of FEPC and FEPSW registers in Table 3-2 System Register Numbers
p. 128	Modification of P114 to P117 and addition of Note 1 in Table 5-12 Setting When Port Pin Is Used for Alternate Function
p. 231	Addition of Remark in Figure 8-34 Square-Wave Output Operation Timing
p. 233	Addition of Remark in Figure 8-35 Timing of PWM Output
p. 246	Modification of description in 10.4.1 Operation as watchdog timer
p. 322	Addition of Caution 3 in Figure 11-26 ASIMn Setting (Asynchronous Serial Interface Mode)
p. 365	Addition of 12.7 How to Read A/D Converter Characteristics Table
p. 401	Addition of Caution in 17.5.6 Power supply
p. 530	Addition of <9> in 18.16 Cautions on Use

### D.2 Revision History up to Preceding Edition

The following table shows the revision history up to the previous editions. The "Applied to:" column indicates the chapters of each edition in which the revision was applied.

		(1/7)
Edition	Major Revision from Previous Edition	Applied to:
2nd	Modification of regulator voltage	Throughout
	Modification of 1.4 Ordering Information	CHAPTER 1 INTRODUCTION
	Modification of description in 2.3 (5) P40 to P47 (port 4)	CHAPTER 2 PIN
	Modification of description in 2.3 (6) P50 to P57 (port 5)	FUNCTIONS
	Modification of description in 2.3 (7) P60 to P65 (port 6)	
	Modification of description in 2.3 (9) P90 to P96 (port 9)	
	Addition of 2.3 (18) CLKOUT (Clock Out)	
	Modification of Figure 3-12 Application of Wraparound	CHAPTER 3 CPU FUNCTIONS
	Addition of Caution to 4.4.4 (1) Settings and operating states	CHAPTER 4 CLOCK
	Addition of 4.6 Cautions on Power Save Function	GENERATION FUNCTION
	Modification of 5.2.4 (1) Function of P3 pins	CHAPTER 5 PORT
	Modification of Figure 5-12 Block Diagram of P110 and P114 to P117	FUNCTION
	Addition of 7.8 (1) Acknowledgement of interrupt servicing following El instruction	CHAPTER 7 INTERRUPT/EXCEP TION PROCESSING FUNCTION

Major Revision from Previous Edition

Modification of Caution in 8.1.3 (2) Capture/compare register n0 (CR00, CR10, CR70)

(2/7)

Applied to:

CHAPTER 8 TIMER/COUNTER

Modification of Caution in 8.1.3 (3) Capture/compare register n1 (CR01, CR11, CR71)	TIMER/COUNTER
Modification of Caution in Figure 8-21 Control Register Settings for One-Shot Pulse Output with Software Trigger	FUNCTION
Modification of Caution in Figure 8-23 Control Register Settings for One-Shot Pulse Output with External Trigger	
Modification of Figure 8-27 Data Hold Timing of Capture Register	
Addition of 8.2.7 (6) (c) One-shot pulse output function	
Modification of Caution in 9.3 (2) Watch timer clock selection register (WTNCS)	CHAPTER 9 WATCH TIMER FUNCTION
Addition of Remark to 11.2.2 (1) Serial operation mode register n (CSIMn)	CHAPTER 11
Addition of Remark to Figure 11-3 CSIMn Setting (3-Wire Serial I/O Mode)	SERIAL
Addition of 11.3.2 (6) I <sup>2</sup> C0 transfer clock setting method	FUNCTION
Modification of Table 11-3 Selection Clock Setting	
Addition of <b>Remark</b> to <b>11.4.2 (4) Baud rate generator mode control registers n0, n1</b> (BRGMCn0, BRGMCn1)	
Addition of Remark to Figure 11-29 BRGMCn0 and BRGMCn1 Settings (Asynchronous Serial Interface Mode)	
Modification of 12.3 (1) A/D converter mode register 1 (ADM1)	CHAPTER 12 A/D
Addition of description to 12.5 Low Power Consumption Mode	CONVERTER
Modification of Figure 15-1 Regulator	CHAPTER 15 REGULATOR
Addition of Caution to 16.1 General	CHAPTER 16 ROM
Deletion of Caution from 16.2.1 Correction control register (CORCN)	FUNCTION
Addition of Caution to CHAPTER 17 FLASH MEMORY (µPD70F3079Y)	CHAPTER 17 FLASH MEMORY (µPD70F3079Y)
	1
Modification of description in Table 18-1 Overview of Functions	CHAPTER 18 FCAN
Modification of description in Table 18-1 Overview of Functions         Modification of Figure 18-1 Block Diagram of FCAN	CHAPTER 18 FCAN CONTROLLER
Modification of description in Table 18-1 Overview of Functions         Modification of Figure 18-1 Block Diagram of FCAN         Modification of figure in 18.4.1 CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31)	CHAPTER 18 FCAN CONTROLLER
Modification of description in Table 18-1 Overview of Functions         Modification of Figure 18-1 Block Diagram of FCAN         Modification of figure in 18.4.1 CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31)         Modification of bit names in 18.4.2 CAN message control registers 00 to 31 (M_CTRL00 to M_CTRL31)	CHAPTER 18 FCAN CONTROLLER
Modification of description in Table 18-1 Overview of Functions         Modification of Figure 18-1 Block Diagram of FCAN         Modification of figure in 18.4.1 CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31)         Modification of bit names in 18.4.2 CAN message control registers 00 to 31 (M_CTRL00 to M_CTRL31)         Modification of description in 18.4.5 CAN message ID registers L00 to L31 and H00 to H31 (M_IDL00 to M_IDL31 and M_IDH00 to M_IDH31)	CHAPTER 18 FCAN CONTROLLER
Modification of description in Table 18-1 Overview of Functions         Modification of Figure 18-1 Block Diagram of FCAN         Modification of figure in 18.4.1 CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31)         Modification of bit names in 18.4.2 CAN message control registers 00 to 31 (M_CTRL00 to M_CTRL31)         Modification of description in 18.4.5 CAN message ID registers L00 to L31 and H00 to H31 (M_IDL00 to M_IDL31 and M_IDH00 to M_IDH31)         Modification of figure in 18.4.7 CAN message status registers 00 to 31 (M_STAT00 to M_STAT31)	CHAPTER 18 FCAN CONTROLLER
Modification of description in Table 18-1 Overview of Functions         Modification of Figure 18-1 Block Diagram of FCAN         Modification of figure in 18.4.1 CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31)         Modification of bit names in 18.4.2 CAN message control registers 00 to 31 (M_CTRL00 to M_CTRL31)         Modification of description in 18.4.5 CAN message ID registers L00 to L31 and H00 to H31 (M_IDL00 to M_IDH31)         Modification of figure in 18.4.7 CAN message status registers 00 to 31 (M_STAT00 to M_STAT31)         Addition of Caution to 18.4.12 CAN stop register (CSTOP)	CHAPTER 18 FCAN CONTROLLER
Modification of description in Table 18-1 Overview of Functions         Modification of Figure 18-1 Block Diagram of FCAN         Modification of figure in 18.4.1 CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31)         Modification of bit names in 18.4.2 CAN message control registers 00 to 31 (M_CTRL00 to M_CTRL31)         Modification of description in 18.4.5 CAN message ID registers L00 to L31 and H00 to H31 (M_IDL00 to M_IDL31 and M_IDH00 to M_IDH31)         Modification of figure in 18.4.7 CAN message status registers 00 to 31 (M_STAT00 to M_STAT31)         Addition of Caution to 18.4.12 CAN stop register (CSTOP)         Modification of GOM bit description in 18.4.13 CAN global status register (CGST)	CHAPTER 18 FCAN CONTROLLER

Modification of Figure 18-2 FCAN Clocks

Modification of description of MFND4 to MFND0 bits in **18.4.17 CAN message search** start/result register (CGMSS/CGMSR)

Edition

2nd

7/2/7	٦
10/1	,
· · · ·	

Edition	Major Revision from Previous Edition	Applied to:		
2nd	Addition of Caution to 18.4.18 CANn address mask a registers L and H (CnMASKLa and CnMASKHa)	CHAPTER 18 FCAN CONTROLLER		
	Modification of bit names in 18.4.18 CANn address mask a registers L and H (CnMASKLa and CnMASKHa)	-		
	Modification of bit names in 18.4.25 CANn bit rate prescaler register (CnBRP)	-		
	Modification of Caution in 18.4.27 CANn synchronization control register (CnSYNC)	]		
	Modification of 18.6 Time Stamp Function			
	Modification of description in 18.7 Message Processing	-		
	Modification of 18.8 <2> Identifier bits set to message buffer 14 (example)			
	Modification of 18.8 <3> Mask setting for CAN module 1 (mask 1) (example)			
	Modification of description in 18.10.7 (1) Prescaler			
	Modification of 18.10.7 (2) Nominal bit time (8 to 25 time quantum)			
	Modification of Figure 18-28 Setting of CAN Global Interrupt Enable Register (CGIE)			
	Modification of Figure 18-30 Setting of CANn Bit Rate Prescaler Register (CnBRP)			
	Modification of 18.11.3 Receive setting	-		
	Modification of Figure 18-41 CAN Sleep Mode Setting	]		
	Modification of Figure 18-44 CAN Stop Mode Setting	-		
	Modification of Figure 18-45 Clearing of CAN Stop Mode			
	Modification of 18.12 Rules for Correct Setting of Baud Rate			
	Modification of 18.14.2 Burst read mode			
	Modification of 18.15.2 Interrupts that occur for global CAN interface			
	Addition of 18.17 Cautions on Use			
3rd	<ul> <li>Addition of the following products         μPD703075AY, 703076AY, 703078AY, 703079AY, 70F3079AY</li> <li>Delation of indication "under development" for the following products (developed)</li> </ul>	Throughout		
	$\mu$ PD703078YGF-xx-3BA, 703079YGF-xx-3BA, 70F3079YGF-3BA			
	Addition of description on internal memory in <b>1.2 Features</b>	CHAPTER 1 INTRODUCTION		
	Modification of description in Table 2-1 Pin I/O Buffer Power Supplies	CHAPTER 2 PIN		
	Modification of description and addition of <b>Notes</b> in <b>Table 2-2 Pin Operating State</b> <b>According to Operation Mode</b>	FUNCTIONS		
	Modification of description in 2.4 Pin I/O Circuit Types, I/O Buffer Power Supply and Connection of Unused Pins			
	Addition of <b>3.4.5 (1) (a) &lt;1&gt; μPD703075AY</b> , <b>703076AY</b>	CHAPTER 3 CPU		
	Addition of <b>3.4.5 (2) (a) μPD703075AY, 703076AY</b>	FUNCTIONS		
	Modification of description and addition of Notes in 3.4.8 Peripheral I/O registers			
	Modification of description in 3.4.9 Specific registers			
	Addition of Remarks in 3.4.9 (2) System status register (SYS)			
	Addition to Notes and Cautions in 4.3.1 (1) Processor clock control register (PCC)	CHAPTER 4 CLOCK		
	Modification of description for setting DCLK1 and DCLK0 bits = 01 and addition to <b>Notes</b> in <b>4.3.1 (2) Power save control register (PSC)</b>	GENERATION FUNCTION		

Edition	Major Revision from Previous Edition	Applied to:	
3rd	Addition of Note on the value after reset in 4.3.1 (3) Oscillation stabilization time selection register (OSTS)	CHAPTER 4 CLOCK GENERATION	
	Modification of description on operation status of A16 to A21 pins in <b>Table 4-1 Operating Statuses in HALT Mode</b>	FUNCTION	
	Modification of description on operation of UART0 and UART1 in Table 4-2 Operating Statuses in IDLE Mode		
	Addition of description in 4.4.4 (1) Settings and operating states		
	Modification of description on operation status of UART0 and UART1 in <b>Table 4-3 Operating</b> Statuses in Software STOP Mode		
	Addition of description in 4.5 (2) Use of RESET pin to secure time (RESET pin input)		
	Addition of 4.6 (1) When executing an instruction on internal ROM		
	Addition of Caution in 4.6 (2) When executing an instruction on external ROM		
	Modification of description in Table 5-1 Pin I/O Buffer Power Supplies	CHAPTER 5 PORT	
	Modification of description in 5.2.4 (2) (a) Port 3 mode register (PM3)	FUNCTION	
	Addition and modification of description in Table 5-12 Setting When Port Pin Is Used for Alternate Function		
	Addition of 5.4 Operation of Port Function		
	Addition of description and modification in Table 7-1 Interrupt Source List	CHAPTER 7	
	Modification of description in Figure 7-2 Acknowledging Non-Maskable Interrupt Requests	INTERRUPT/	
	Addition of Caution in 7.3.5 In-service priority register (ISPR)	PROCESSING	
	Addition of 7.8.1 Interrupt request valid timing following El instruction	FUNCTION	
	Addition of 7.9 Bit Manipulation Instruction of Interrupt Control Register on DMA Transfer		
	Addition and modification of description in 8.1.3 (2) Capture/compare register n0 (CR00, CR10, CR70)	CHAPTER 8 TIMER/COUNTER	
	Addition and modification of description in 8.1.3 (3) Capture/compare register n1 (CR01, CR11, CR71)	FUNCTION	
	Addition to <b>Cautions</b> in <b>8.1.4 (1) 16-bit timer mode control registers 0, 1, 7 (TMC0, TMC1, TMC7)</b>		
	Addition to Cautions in 8.1.4 (2) Capture/compare control registers 0, 1, 7 (CRC0, CRC1, CRC7)		
	Addition of Figure 8-6 Configuration of PPG Output and Figure 8-7 PPG Output Operation Timing		
	Change of description of Caution in 8.2.6 (2) One-shot pulse output with external trigger		
	Addition of Caution in 8.3.2 (2) 16-bit compare registers 2 to 6 (CR2 to CR6)		
	Addition of (3) in 8.4.5 Cautions		
	Modification of description and addition of <b>Note</b> in <b>10.3 (1) Oscillation stabilization time</b> selection register (OSTS)	CHAPTER 10 WATCHDOG TIMER	
	Addition of Caution in 10.3 (2) Watchdog timer clock selection register (WDCS)	FUNCTION	
	Modification of description and addition of Note in 10.5 Standby Function Control Register		
	Addition of description in 11.2 (2) 3-wire serial I/O mode (fixed to MSB first)	CHAPTER 11	
	Addition to Cautions in 11.2.2 (1) Serial operation mode register n (CSIMn)	SERIAL INTERFACE FUNCTION	

		(0,1)			
Edition	Major Revision from Previous Edition	Applied to:			
3rd	Modification of description and addition of <b>Caution</b> in <b>11.3.2 (3) IIC clock expansion register 0 (IICCE0), IIC function expansion register 0 (IICX0), IIC clock selection register 0</b> ( <b>IICCL0</b> )	CHAPTER 11 SERIAL INTERFACE FUNCTION			
	Addition to Cautions in 11.4.2 (1) Asynchronous serial interface mode registers 0, 1 (ASIM0, ASIM1)				
	Addition to Cautions in 11.4.2 (4) Baud rate generator mode control registers n0, n1 (BRGMCn0, BRGMCn1)				
	Addition to Cautions in Figure 11-25 ASIMn Setting (Operation Stopped Mode)	-			
	Addition to Cautions in Figure 11-26 ASIMn Setting (Asynchronous Serial Interface Mode)				
	Addition to Cautions in Figure 11-29 BRGMCn0 and BRGMCn1 Settings (Asynchronous Serial Interface Mode)				
	Modification of Caution in 12.2 (2) A/D conversion result register (ADCR), A/D conversion result register H (ADCRH)	CHAPTER 12 A/D CONVERTER			
	Modification and addition of description in 12.3 (1) A/D converter mode register 1 (ADM1)	1			
	Addition of Caution in 12.3 (2) Analog input channel specification register (ADS)	-			
	Addition of Figure 12-3 A/D Conversion by Software Start/Hardware Start (When ADPS Bit = 0)				
	Addition of Figure 12-4 A/D Conversion by Software Start/Hardware Start (When ADPS Bit = 1)				
	Modification of description in 12.6 (3) <3> Conflict between writing of ADCR and writing A/D converter mode register 1 (ADM1) or analog input channel specification register (ADS)				
	Modification of description in 12.6 (8) Reading A/D converter result register (ADCR)				
	Addition of 13.3 Configuration	CHAPTER 13 DMA			
	Addition of Table 13-1 Internal RAM Area Usable for DMA	FUNCTIONS			
	Addition of <b>13.4 (2) (a)</b> <i>µ</i> <b>PD703075AY</b> , <b>703076AY</b>				
	Addition to Cautions in 13.4 (6) Trigger settings				
	Addition of 13.5 Operation				
	Addition of 13.6 Cautions				
	Addition of 14.1 (2) Internal reset by power-on-clear (POC)	CHAPTER 14			
	Addition of Note in Figure 14-1 Timing of Rest by RESET Input	RESET FUNCTION			
	Addition of Figure 14-2 Timing of Reset by Power-on-Clear				
	Addition of Note in 16.2.2 Correction request register (CORRQ)	CHAPTER 16 ROM			
	Modification of description in 16.2.3 Correction address registers 0 to 3 (CORAD0 to CORAD3)	CORRECTION FUNCTION			
	Addition of Figure 17-1 Example of Wiring of Adapter for Flash Programming (FA- 100GC-8EU)	CHAPTER 17 FLASH MEMORY			
	Addition of Table 17-1 Table for Wiring of Adapter for µPD70F3079AY and 70F30789Y Flash Programming (FA-100GC-8EU)	(µPD70F3079AY AND 70F3079Y)			
	Modification of description and Note in Table 17-2 Signal Generation of Dedicated Flash Programmer (PG-FP3)				
	Modification and addition of description in Table 17-5 Flash Memory Control Commands				

(6/7)	(	6	/7	)
-------	---	---	----	---

Edition	Major Revision from Previous Edition	Applied to:	
3rd	Change of manipulatable bits and reset values in 18.3.2 List of FCAN registers	CHAPTER 18 FCAN CONTROLLER	
	Modification of description and addition of Note and Caution in 18.4.1 CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31)		
	Modification of description and addition of Note in 18.4.2 CAN message control registers 00 to 31 (M_CTRL00 to M_CTRL31)		
	Addition of description in 18.4.6 CAN message configuration registers 00 to 31 (M_CONF00 to M_CONF31)		
	Modification of description in 18.4.7 CAN message status registers 00 to 31 (M_STAT00 to M_STAT31)		
	Modification of description on manipulatable bits and modification of register format in <b>18.4.10</b> CAN global interrupt pending register (CGINTP)		
	Modification of description on manipulatable bits and modification of register format in <b>18.4.11</b> CANn interrupt pending register (CnINTP)		
	Addition to Cautions in 18.4.12 CAN stop register (CSTOP)		
	Modification of description on manipulatable bits and modification of bit description in <b>18.4.13</b> CAN global status register (CGST)		
	Modification of description on manipulatable bits in <b>18.4.14 CAN global interrupt enable</b> register (CGIE)		
	Addition of description and Caution in 18.4.15 CAN main clock selection register (CGCS)		
	Addition of Cautions in 18.4.17 CAN message search start/result register (CGMSS/CGMSR)		
	Addition of description in 18.4.18 CANn address mask a registers L and H (CnMASKLa and CnMASKHa)		
	Modification and addition of bit description in 18.4.19 CANn control register (CnCTRL)		
	Addition of 18.4.19 (1) TMR bit setting		
	Modification of description on manipulatable bits and modification of bit description in <b>18.4.20</b> CANn definition register (CnDEF)		
	Modification of description on manipulatable bits and addition of bit description in <b>18.4.23</b> CANn interrupt enable register (CnIE)		
	Modification of description in <b>Cautions</b> and addition of bit description in <b>18.4.27 CANn</b> synchronization control register (CnSYNC)		
	Addition of Cautions in 18.6 Time Stamp Function		
	Modification of description in 18.7 Message Processing		
	Addition to Note in Figure 18-24 Nominal Bit Time		
	Addition of description in 18.10.7 (3) (b) Resynchronization		
	Addition of description in Figure 18-27 Initialization Processing		
	Addition of Note in Figure 18-32 Setting of CANn Synchronization Control Register (CnSYNC)		
	Addition of description in Figure 18-37 Message Buffer Setting		
	Addition of Figure 18-40 Setting of CAN Message Status Registers 00 to 31 (M_STAT00 to M_STAT31)		
	Addition of Figure 18-42 Setting of Receive Completion Interrupt and Receive Operation Using Reception Polling		

1	-	7 /	-	۰١
	1	1	1	1
۰.				

Edition	Major Revision from Previous Edition	Applied to:
3rd	Addition of Figure 18-43 Setting of CAN Message Search Start/Result Register (CGMSS/CGMSR)	CHAPTER 18 FCAN CONTROLLER
	Addition of description in Figure 18-47 CAN Stop Mode Setting	
	Addition of description in Figure 18-48 Clearing of CAN Stop Mode	
	Modification of description in 18.12 Rules for Correct Setting of Baud Rate	
	Modification of description in Figure 18-50 Sequential Data Read	
	Addition to Cautions in 18.13.2 Burst read mode	
	Deletion of Caution 2 in 18.15 How to Shut Down FCAN Controller	
	Addition of <4> to <8> in 18.16 Cautions on Use	
	Addition of CHAPTER 19 ELECTRICAL SPECIFICATIONS	CHAPTER 19 ELECTRICAL SPECIFICATIONS
	Addition of CHAPTER 20 PACKAGE DRAWINGS	CHAPTER 20 PACKAGE DRAWINGS
	Addition of CHAPTER 21 RECOMMENDED SOLDERING CONDITIONS	CHAPTER 21 RECOMMENDED SOLDERING CONDITIONS
	Addition of APPENDIX A NOTES ON TARGET SYSTEM DESIGN	APPENDIX A NOTES ON TARGET SYSTEM DESIGN
	Addition of APPENDIX E REVISION HISTORY	APPENDIX E REVISION HISTORY