**PRELIMINARY** 

# 4,194,304 WORD X 16 BIT EDO (HYPER PAGE) DYNAMIC RAM

#### Description

The TC5165165AJ/AFT is the EDO (hyper page) dynamic RAM organized 4,194,304 words by 16 bits. The TC5165165AJ/AFT utilizes Toshiba's CMOS silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user. Multiplexed address inputs permit the TC5165165AJ/AFT to be packaged in a 50 pin plastic SOJ, and a 50 pin plastic TSOP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 3.3V±0.3V tolerance, direct interfacing capability with high performance logic families such as Schottky LVTTL.

#### **Features**

- 4,194,304 word by 16 bit organization
- · Fast access time and cycle time
- Single power supply of 3.3V±0.3V with a built-in V<sub>BB</sub> generator
- Low Power
  - 504mW MAX. Operating
  - (TC5165165AJ/AFT-60)
  - 432mW MAX. Operating
  - (TC5165165AJ/AFT-70)
  - 1.8mW MAX. Standby
- Outputs unlatched at cycle end allows two-dimensional chip selection
- Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh, EDO (Hyper Page Mode) and Test Mode capability
- All inputs and outputs LVTTL compatible
- 1024 refresh cycles/16ms
- Package TC5165165AJ: SOJ50-P-

TC5165165AFT: TSOP50-P-400D

For packaging details see Mechanical Dimensions section

#### **Key Parameters**

ataSheet4U.com

	ITENA	TC516516	5AJ/AFT	
ITEM		-50	-60	
t <sub>RAC</sub>	RAS Access Time	50ns	60ns	
t <sub>AA</sub>	Column Address Access Time	25ns	30ns	
t <sub>CAC</sub>	CAS Access Time	13ns	15ns	
t <sub>RC</sub>	Cycle Time	84ns	104ns	
t <sub>HPC</sub>	Hyper Page Mode Cycle Time	20ns	25ns	

TOSHIBA AMERICA ELECTRONIC COMPONENTS, INC.

www.DataSheet4U.com

C-9

C.DRAM Components 64M DRAM

This technical data may be controlled under U.S. Export Administration Regulations and may be subject to the approval of the U.S. Department of Commerce prior to export. Any export or re-export, directly or indirectly, in contravention of the U.S. Export Administration Regulations is strictly prohibited.

<sup>2.</sup> LIFE SUPPORT POLICY

Toshiba products described in this document are not authorized for use as critical components in life support systems without the written consent of the appropriate officer of Toshiba America, Inc. Life support systems are either systems intended for surgical implant in the body or systems which sustain life.


A critical component in any component of a life support system whose failure to perform may cause a malfunction of the life support system, or may affect its safety or effectiveness.

<sup>3.</sup> The information in this document has been carefully checked and is believed to be reliable; however no responsibility can be assumed for inaccuracies that may not have been caught. All information in this data book is subject to change without prior notice. Furthermore, Toshiba cannot assume responsibility for the use of any license under the patent rights of Toshiba or any third parties.


#### Pin Name

and the second s	
A0 ~ A11	Address Inputs
RAS	Row Address Strobe
UCAS	Column Address Strobe/ Upper Byte Control
LCAS	Column Address Strobe/ Lower Byte Control
WE	Write Enable
ŌĒ	Output Enable
I/O1 ~ I/O16	Data Input/Output
V <sub>CC</sub>	Power (+3.3V)
V <sub>SS</sub>	Ground
NC	No Connection

### **Pin Connection (Top View)**



## **Block Diagram**



## **Absolute Maximum Ratings**

ITEM	SYMBOL	RATING	UNIT	NOTE
Input Voltage	V <sub>IN</sub>	-0.5 ~ V <sub>CC</sub> + 0.3	V	1
Output Voltage	V <sub>OUT</sub>	-0.5 ~ V <sub>CC</sub> + 0.3	V	1
Power Supply Voltage	V <sub>CC</sub>	-0.3 ~ 4.6	V	1
Operating Temperature	T <sub>OPR</sub>	0 ~ 70	°C	1
Storage Temperature	T <sub>STG</sub>	-55 ~ 150	°C	1
Soldering Temperature (10s)	T <sub>SOLDER</sub>	260	°C	1
Power Dissipation	P <sub>D</sub>	1.0	W	1
Short Circuit Output Current	lout	50	mA	1

# Recommended DC Operating Conditions (Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	MIN.	TYP	MAX	UNIT	NOTE
V <sub>CC</sub>	Supply Voltage	3.0	3.3	3.6	٧	2
V <sub>IH</sub>	Input High Voltage	2.0	-	V <sub>CC</sub> + 0.3*	V	2
VII	Input Low Voltage	-0.3**	-	0.8	٧	2

<sup>\*</sup> $V_{\rm CC}$  + 1.2V at pulse width  $\leq$  20ns (pulse width is measured at  $V_{\rm CC}$ ).

# DC Electrical Characteristics (V $_{CC}$ = 3.3V $\pm$ 0.3V, Ta = 0 ~ 70°C)

SYMBOL	PARAMETER		MIN.	MAX	UNIT	NOTES
	OPERATING CURRENT	TC5165165AJ/AFT-50	-	140		
I <sub>CC1</sub>	Average Power Supply Operating Current (RAS, CAS, Address Cycling: t <sub>RC</sub> =t <sub>RC</sub> MIN.)		-	120	mA	3, 4, 5
I <sub>CC2</sub>	STANDBY CURRENT Power Supply Standby Current (RAS=CAS=V <sub>IH</sub> )			1	mA	
	RAS ONLY REFRESH CURRENT	TC5165165AJ/AFT-60	-	140	mA	
I <sub>CC3</sub>	Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS=V <sub>IH</sub> : t <sub>RC</sub> =t <sub>RC</sub> MIN.)	Average Power Supply Current, RAS Only Mode (RAS Cycling, CAS=V <sub>IH</sub> : t <sub>BC</sub> =t <sub>BC</sub> MIN.)				3, 5
	HYPER PAGE MODE CURRENT TC5165165AJ/AFT-50					
I <sub>CC4</sub>	Average Power Supply Current, Hyper Page Mode (RAS=V <sub>IL</sub> , CAS, Address Cycling: t <sub>HPC</sub> =t <sub>HPC</sub> MIN.)				mA	3, 5
I <sub>CC5</sub>	STANDBY CURRENT Power Supply Standby Current (RAS=CAS=V <sub>CC</sub> -0.2V)			500	μΑ	
	CAS BEFORE RAS REFRESH CURRENT	TC5165165AJ/AFT-50	-	140		
I <sub>CC6</sub>	Average Power Supply Current, CAS Before RAS Mode (RAS, CAS, Cycling: t <sub>RC</sub> =t <sub>RC</sub> MIN.)	TC5165165AJ/AFT-50	-	120	mA	3, 5
I <sub>1 (L)</sub>	INPUT LEAKAGE CURRENT Input Leakage Current, any input (0V≤V <sub>IN</sub> ≤V <sub>CC</sub> , All Other Pins Not Under Test=0V)		-10	10	μΑ	
I <sub>O (L)</sub>	OUTPUT LEAKAGE CURRENT (D <sub>OUT</sub> is disabled, (0V≤V <sub>OUT</sub> ≤V <sub>CC</sub> )		-10	10	μΑ	
V <sub>OH</sub>	OUTPUT LEVEL Output "H" Level Voltage (I <sub>OUT</sub> = -2mA)		2.4	_	٧	
V <sub>OL</sub>	OUTPUT LEVEL Output "L" Level Voltage (I <sub>OUT</sub> =2mA)		-	0.4	٧	

<sup>\*\*-1.2</sup>V at pulse width  $\leq$  20ns (pulse width is measured at V<sub>SS</sub>).

# Electrical Characteristics and Recommended AC Operating Conditions ( $V_{CC} = 3.3V \pm 0.3V$ , $Ta = 0 \sim 70^{\circ}C$ ) (Notes 6,7,8)

			TC51651	65AJ/AFT			NOTES
SYMBOL	PARAMETER	-	-50		-60	UNIT	
		MIN	MAX	MIN	MAX	_	
t <sub>RC</sub>	Random Read or Write Cycle Time	84	-	104	-	ns	
t <sub>RMW</sub>	Read-Modify-Write Cycle	111	_	135	-	ns	
t <sub>RAC</sub>	Access Time from RAS	-	50	-	60	ns	9, 14, 15
t <sub>CAC</sub>	Access Time from CAS	-	13	-	15	ns	9, 14
t <sub>AA</sub>	Access Time from Column Address	-	25	-	30	ns	9, 15
t <sub>CPA</sub>	Access Time from CAS Precharge		28	-	35	ns	9
t <sub>CLZ</sub>	CAS to Output in Low-Z	0	-	0	_	ns	9
t <sub>OFF</sub>	Output Buffer Turn-off Delay	0	13	0	15	ns	10, 16
t <sub>T</sub>	Transition Time (Rise and Fall)	1	50	1	50	ns	8
t <sub>RP</sub>	RAS Precharge Time	30	-	40	-	ns	+
t <sub>RAS</sub>	RAS Pulse Width	50	10,000	60	10,000	ns	<del>                                     </del>
t <sub>RASP</sub>	RAS Pulse Width (Hyper Page Mode)	50	100,000	60	100,000	ns	
t <sub>RSH</sub>	RAS Hold Time	8	<u>-</u>	10	-	ns	-
t <sub>RHCP</sub>	RAS Hold Time from CAS Precharge (Hyper Page Mode)	28	-	35	-	ns	
t <sub>CSH</sub>	CAS Hold Time	35	-	40		ns	<u> </u>
tCAS	CAS Pulse Width	8	10,000	10	10,000	ns	+
t <sub>RCD</sub>	RAS to CAS Delay Time	11	37	14	45	ns	14
t <sub>RAD</sub>	RAS to Column Address Delay Time	9	25	12	30	ns	15
t <sub>CRP</sub>	CAS to RAS Precharge Time	5	-	5	-	ns	
t <sub>CP</sub>	CAS Precharge Time	8	<del>-</del>	10	-	ns	
t <sub>ASR</sub>	Row Address Set-Up Time	0	-	0		ns	+
t <sub>RAH</sub>	Row Address Hold Time	7	-	10	-	ns	
t <sub>ASC</sub>	Column Address Set-Up Time	0	0	0	0	ns	
t <sub>CAH</sub>	Column Address Hold Time	7	-	10	_	ns	-
t <sub>RAL</sub>	Column Address to RAS Lead Time	25		30		ns	
t <sub>RCS</sub>	Read Command Set-Up Time	0	-	0	-	ns	
t <sub>RCH</sub>	Read Command Hold Time	0	-	0	-	ns	11
t <sub>RRH</sub>	Read Command Hold Time referenced to RAS	0	-	0	-	ns	11
twch	Write Command Hold Time	7	_	10	-	ns	+
t <sub>WP</sub>	Write Command Pulse Width	7	-	10	-	ns	<del>                                     </del>
t <sub>RWL</sub>	Write Command to RAS Lead Time	8		10	-	ns	-

# **Electrical Characteristics and Recommended AC Operating Conditions (Cont)**

			TC51651	65AJ/AFT			
SYMBOL	PARAMETER	-	50	-	60	UNIT	NOTES
		MIN	MAX	MIN	MAX	-	
t <sub>CWL</sub>	Write Command to CAS Lead Time	7		10	-	ns	
t <sub>DS</sub>	Data Set-Up Time	0	-	0	-	ns	12
t <sub>DH</sub>	Data Hold Time	7	-	10	-	ns	12
t <sub>REF</sub>	Refresh Period	-	64	-	64	ms	
t <sub>WCS</sub>	Write Command Set-Up Time		-	0	-	ns	13
t <sub>CWD</sub>	CAS to WE Delay Time	30	-	34	-	ns	13
t <sub>RWD</sub>	RAS to WE Delay Time		***	79	-	ns	13
t <sub>AWD</sub>	Column Address to WE Delay Time	42	-	49	-	ns	13
tCPWD	CAS Precharge to WE Delay Time	45	-	54	-	ns	13
t <sub>CSR</sub>	CAS Set-Up Time (CAS before RAS Cycle)	5	-	5	-	ns	
t <sub>CHR</sub>	CAS Hold Time (CAS before RAS Cycle)	7	-	10	-	ns	
t <sub>RPC</sub>			-	5		ns	
t <sub>ROH</sub>			-	10	-	ns	
t <sub>OEA</sub>			13	-	15	ns	9
t <sub>OED</sub>			-	15	-	ns	
tolz	OE to Output in Low-Z	0	-	0		ns	
t <sub>OEZ</sub>	Output buffer turn off Delay Time from OE	0	13	0	15	ns	10
<sup>t</sup> OEH	OE Command Hold Time	7	-	10	-	ns	
t <sub>ODS</sub>	Output Disable Set-Up Time	0	-	0	-	ns	
t <sub>WTS</sub>	Write Command Set-Up Time (Test Mode In)	5	1-04	5	-	ns	
twrH	Write Command Hold Time (Test Mode In)	7	9:01	10	-	ns	
t <sub>WRP</sub>	WE to RAS Precharge Time (CAS before RAS Cycle)	5	-	5	-	ns	
t <sub>WRH</sub>	WE to RAS Hold Time (CAS before RAS Cycle)	7	-	10	-	ns	
t <sub>RNCD</sub>	RAS to next CAS Delay Time (Hyper Page Mode)	50	-	60	-	ns	
t <sub>HPC</sub>	Hyper Page Mode Cycle Time	20	_	25	-	ns	
tHPRWC	Hyper Page Mode Read-Modify-Write Cycle Time	56	-	68	-	ns	
t <sub>COH</sub>	Output Data Hold Time	5	-	5	-	ns	
t <sub>REZ</sub>	Output Buffer Turn-off Delay from RAS	0	13	0	15	ns	10, 16
t <sub>WEZ</sub>	Output Buffer Turn-off Delay from WE		13	0	15	ns	10
t <sub>WED</sub>	WE to Data Delay	13	-	15	-	ns	
t <sub>OE</sub>	OE Pulse Width	13	-	15	-	ns	
t <sub>OEP</sub>	OE Precharge Time	8	-	10		ns	
t <sub>CPO</sub>	CAS to OE Precharge Time	5	-	5	-	ns	
toch	CAS Hold Time referenced to OE	7	-	10	_	ns	

# Capacitance ( $V_{CC} = 3.3V \pm 0.3V$ , f = 1MHz, Ta = 0 ~ 70°C)

SYMBOL	PARAMETER	MIN	MAX	UNIT
C <sub>I1</sub>	Input Capacitance (A0 ~ A11)	-	5	
C <sub>I2</sub>	Input Capacitance (RAS, CAS, WE, OE)		7	₽F
Co	Input Capacitance (I/O1 ~ I/O16)	-	7	

www.DataSheet4U.com

DataSheet4U.com www.DataSheet4U.com

#### Notes:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltages are referenced to V<sub>SS</sub>.
- 3. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC6</sub> depend on cycle rate.
- 4. I<sub>CC1</sub>, I<sub>CC4</sub> depend on output loading. Specified values are obtained with the output open.
- 5. Address can be changed one or less while RAS=V<sub>IL</sub>. In case of I<sub>CC4</sub>, it can be changed once or less during a hyper page mode cycle (t<sub>HPC</sub>).
- 6. An initial pause of 200µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. When the internal refresh counter is used, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles are required.
- 7. AC measurements assume  $t_T=2ns$ .
- 8. V<sub>IH</sub> (min.) and V<sub>IL</sub> (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- Measured with a load equivalent to 100pF at V<sub>OH</sub>=2.0V (I<sub>OUT</sub>=-2mA), V<sub>OL</sub>=0.8V (I<sub>OUT</sub>=2mA).
- 10. t<sub>OFF</sub> (max.), t<sub>OEZ</sub> (max.), t<sub>REZ</sub> (max.) and t<sub>WEZ</sub> (max.) define the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Either  $t_{\mbox{\scriptsize RCH}}$  or  $t_{\mbox{\scriptsize RRH}}$  must be satisfied for a read cycle.
- 12. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in Read-Modify-Write cycles.
- 13. twcs, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub> and t<sub>CPWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t<sub>WCS</sub> ≥t<sub>WCS</sub> (min.), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) through the entire cycle; If t<sub>RWD</sub>≥t<sub>RWD</sub> (min.), t<sub>CWD</sub>≥t<sub>CWD</sub> (min.), t<sub>AWD</sub>≥t<sub>AWD</sub> (min.) and t<sub>CPWD</sub>≥t<sub>CPWD</sub> (min.) (Hyper Page Mode), the cycle is a Read-Modify-Write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions are satisfied, the condition of the data out (at access time) is indeterminate.
- 14. Operation within the t<sub>RCD</sub> (max.) limit insures that t<sub>RAC</sub> can be met. t<sub>RCD</sub> (max.) is specified as a reference point only: If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max.) limit, then access time is controlled by t<sub>CAC</sub>.
- 15. Operation within the t<sub>RAD</sub> (max.) limit insures that t<sub>RAC</sub> (max.) can be met. t<sub>RAD</sub> (max.) is specified as a reference point only: If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max.) limit, then access time is controlled by t<sub>AA</sub>.
- 16. If RAS goes to high before CAS high going, the open circuit condition of the output is achieved by CAS high going (t<sub>OFF</sub>). If CAS goes to high before CAS high going, the open circuit condition of the output is achieved by RAS high going (t<sub>RE7</sub>).

C.DRAM.
Components

www.DataSheet4U.com

# **Data Out Hi-Z Control Logic**

RAS	UCAS, LCAS	ŌĒ	WE	Timing Specification
"H"		" <u>[</u> "	"H"	t <sub>OFF</sub>
	"H"	"["	"H"	t <sub>REZ</sub>
	"["		"H"	t <sub>OEZ</sub>
	"H"	"["		t <sub>WEZ</sub>

# **Data Out Lo-Z Control Logic**

RAS	UCAS, LCAS	ŌĒ	WE	Timing Specification
"L"		«Ľ»	"H"	<sup>‡</sup> CLZ
" <u>L"</u>	(L) 9		"H"	<sup>†</sup> OLZ
"["	« <u>[</u> "	ŊĄ.	Data	Sheet4