

## VITELIC

## PRELIMINARY IANCE. LOW POWER

# HIGH PERFORMANCE, LOW POWER 1M X 4 BIT FAST PAGE MODE CMOS DYNAMIC RAM

V53C404

HIGH PERFORMANCE V53C404	70/70L	80/80L	10/10L
Max. RAS Access Time, (t <sub>RAC</sub> )	70 ns	80 ns	100 ns
Max. Column Address Access Time, (t <sub>CAA</sub> )	35 ns	40 ns	50 ns
Min. Fast Page Mode Cycle Time, (t <sub>PC</sub> )	50 ns	55 ns	65 ns
Min. Read/Write Cycle Time, (t <sub>RC</sub> )	130 ns	150 ns	180 ns

0.4 mA

#### Features-

- 1M x 4-bit organization
- RAS access time: 70,80,100 ns

Max. CMOS Standby Current, (IDD6)

- Low power dissipation
  - V53C404-10
    - Operating Current 70 mA max.
    - TTL Standby Current 2.0 mA max.
- Low CMOS Standby Current
  - V53C404 1.0 mA max.
  - V53C404L 0.4 mA max.
- Battery Back-up Mode (V53C404L Only)
- Read-Modify-Write, RAS-Only Refresh, CAS-Before-RAS Refresh capability
- Refresh Interval
  - V53C404 1024 cycles/16ms
  - V53C404L 1024 cycles/64ms
- On-chip substrate bias generator
- Fast Page Mode for a sustained data rate greater than 20 MHz
- Available in 26/20 pin SOJ package (300 mil)

#### Description

The Vitelic V53C404 is a high speed 1,048,576x4 bit CMOS dynamic random access memory. Fabri-

cated with Vitelic's VICMOS V technology, the V53C404 offers a combination of features: Fast Page Mode for high data bandwidth, fast usable speed, CMOS standby current and, on request, extended refresh for very low data retention power (V53C404L).

0.4 mA

0.4 mA

All inputs and outputs are TTL compatible. Input and output capacitances are significantly lowered to allow increased system performance. Fast Page Mode operation allows random access of up to 1024 (x4) bits within a row with cycle times as short as 50 ns. Because of static circuitry, the CAS clock is not in the critical timing path. The flow-through column address latches allow address pipelining while relaxing many critical system timing requirements for fast usable speed. These features make the V53C404 ideally suited for graphics, digital signal processing and high performance computing systems.


The V53C404L offers a maximum data retention power of 3.3 mW when operating in CMOS standby mode and performing RAS-only or CAS-before-RAS refresh cycles.

#### Device Usage Chart

Operating	Package Outline	Package Outline Access				ne (ns) Power			
Temperature Range	К	70	80	100	Low	Std.	Temperature Mark		
0°C to 70 °C	•	•	•	•	•	•	Blank		


V53C404 Rev. 01 September 1991





Description	Pkg.	Pin Count
SOJ	K	26/20

## 26/20 Lead SOJ Package PIN CONFIGURATION Top View



#### Pin Names

A <sub>0</sub> A <sub>9</sub>	Address Inputs
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
ŌĒ	Output Enable
1/O <sub>1</sub> -1/O <sub>4</sub>	Data Input, Output
V <sub>DD</sub>	+5V Supply
V <sub>ss</sub>	0V Supply
NC	No Connect

## Absolute Maximum Ratings\*

**Ambient Temperature** 

## Capacitance\*

 $T_A = 25$ °C,  $V_{DD} = 5 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ 

Symbol	Parameter	Тур.	Max.	Unit
C <sub>IN1</sub>	Address Input	_	6	pF
C <sub>IN2</sub>	RAS, CAS, WE, OE	_	7	рF
C <sub>OUT</sub>	Data Input/Output		7	pF


<sup>\*</sup> Note: Capacitance is sampled and not 100% tested

<sup>\*</sup>Note: Operation above Absolute Maximum Ratings can adversely affect device reliability.



## **Block Diagram**

#### 1M x 4





DC and Operating Characteristics (1-2)  $\rm T_A$  = 0°C to 70°C,  $\rm V_{DD}$  = 5 V  $\pm$  10%,  $\rm V_{SS}$  = 0 V, unless otherwise specified.

			V53	C404	V530	C404L			
Symbol	Parameter	Access Time	Min.	Max.	Min.	Max.	Unit	Test Conditions	Notes
I <sub>LI</sub>	Input Leakage Current (any input pin)		-10	10	-10	10	μА	$V_{SS} \leq V_{IN} \leq V_{DD}$	
l <sub>LO</sub>	Output Leakage Current (for High-Z State)		10	10	-10	10	μА	V <sub>SS</sub> ≤ V <sub>OUT</sub> ≤ V <sub>DD</sub> RAS, CAS at V <sub>IH</sub>	
		70		90		90			
I <sub>DD1</sub>	V <sub>DD</sub> Supply Current,	80		80		80	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.)	1, 2
	Operating	100		70		70	1		
DDS	V <sub>DD</sub> Supply Current, TTL Standby			2.0		2.0	mA	RAS, CAS at V <sub>IH</sub> other inputs ≥ V <sub>SS</sub>	
		70		90		90			
i <sub>DD3</sub>	V <sub>DD</sub> Supply Current,	80		80		80	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.)	2
000	RAS-Only Refresh	100	Larent -	70	<u> </u>	70	1		
I <sub>DD4</sub>	V <sub>DD</sub> Supply Current, Fast Page Mode	70		80		80			
		80		70		70	mA	Minimum Cycle	1, 2
	Operation	100		60		60	1		
1 <sub>DD5</sub>	V <sub>DD</sub> Supply Current, Standby, Output Enabled			5		4	mA	RAS=V <sub>IH</sub> , CAS=V <sub>IL</sub> other inputs ≥ V <sub>SS</sub>	
I <sub>DD6</sub>	V <sub>DD</sub> Supply Current, CMOS Standby			1		0.4	mA	$\overline{RAS} \ge V_{DD} - 0.2 \text{ V}$ $\overline{CAS} \ge V_{DD} - 0.2 \text{ V}$ other inputs $\ge V_{SS}$	
l <sub>DD7</sub>	Battery Back-up Data Retention Current (V53C404L Only)			N.A.		0.6	mA	CAS-Befare-RAS Refresh cycle t <sub>RC</sub> = 62.5 μs CMOS clock levels	18
V <sub>IL</sub>	Input Low Voltage		-1.0	0.8	-1.0	0.8	V		3
V <sub>IH</sub>	Input High Voltage		2.4	V <sub>DD</sub> +1	2.4	V <sub>DD</sub> +1	V		3
V <sub>OL</sub>	Output Low Voltage			0.4		0.4	V	I <sub>OL</sub> = 4.2 mA	
V <sub>OH</sub>	Output High Voltage		2.4		2.4			I <sub>OH</sub> = -5 mA	



## AC Characteristics

 $T_A$  = 0°C to 70°C,  $V_{DD}$  = 5 V ±10%,  $V_{SS}$  = 0V unless otherwise noted AC Test conditions, input pulse levels 0 to 3V

	JEDEC			70	/L	80	D/L	10	)/L		
#	Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
1	t <sub>RL1RH1</sub>	t <sub>RAS</sub>	RAS Pulse Width	70	75K	80	75K	100	75K	ns	
2	t <sub>RL2RL2</sub>	t <sub>RC</sub>	Read or Write Cycle Time	130		150		180		ns	
3	t <sub>RH2RL2</sub>	t <sub>RP</sub>	RAS Precharge Time	50		60		70		ns	
4	t <sub>RL1CH1</sub>	t <sub>csн</sub>	CAS Hold Time	70		80		100		ns	
5	t <sub>CL1CH1</sub>	t <sub>CAS</sub>	CAS Pulse Width	20		20		25		ns	
6	t <sub>RL1CL1</sub>	t <sub>RCD</sub>	RAS to CAS Delay	20	50	20	60	25	75	ns	4
7	t <sub>wH2CL2</sub>	t <sub>RCS</sub>	Read Command Setup Time	0		0		0		ns	
8	t <sub>AVRL2</sub>	t <sub>ASR</sub>	Row Address Setup Time	0		0		0		ns	
9	t <sub>RL1AX</sub>	t <sub>RAH</sub>	Row Address Hold Time	10		10		15		ns	
10	t <sub>AVCL2</sub>	tasc	Column Address Setup Time	0		0		0		ns	
11	t <sub>CL1AX</sub>	t <sub>CAH</sub>	Column Address Hold Time	15		15		20		ns	
12	t <sub>CL1RH1(R)</sub>	<sup>t</sup> RSH (R)	RAS Hold Time (Read Cycle)	20		20		25		ns	
13	t <sub>CH2RL2</sub>	t <sub>CRP</sub>	CAS to RAS Precharge Time	5		5		10		ns	
14	t <sub>CH2WX</sub>	t <sub>RCH</sub>	Read Command Hold Time Referenced to CAS	0		0		0		ns	5
15	t <sub>RH2WX</sub>	t <sub>RRH</sub>	Read Command Hold Time Referenced to RAS	0		0		0		ns	5
16	t <sub>OEL1RH2</sub>	t <sub>ROH</sub>	RAS Hold Time Referenced to OE	20		20		25		ns	
17	t <sub>GL1QV</sub>	toac	Access Time from OE		20		20		25	ns	
18	t <sub>CL1QV</sub>	tcac	Access Time from CAS		20		20		25	ns	6,7
19	t <sub>RL1QV</sub>	t <sub>RAC</sub>	Access Time from RAS		70		80		100	ns	6,8,9
20	t <sub>AVQV</sub>	t <sub>CAA</sub>	Access Time from Column Address		35		40		50	ns	6,7, 10




## AC Characteristics (Cont'd.)

	JEDEC				/L	80/L		10/L			Maga
#	Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
21	t <sub>CL1QX</sub>	ŧ.z	OE or CAS to Low-Z Output	0		0		0		ns	16
22	t <sub>CH2QZ</sub>	t <sub>HZ</sub>	OE or CAS to High-Z Output	0	20	0	25	0	25	ns	16
23	t <sub>RL1AX</sub>	t <sub>AR</sub>	Column Address Hold Time from RAS	55		60		75		ns	
24	<sup>t</sup> RL1AV	t <sub>RAD</sub>	RAS to Column Address Delay Time	15	35	15	40	20	50	ns	11
25	t <sub>CL1RH1(W)</sub>	t <sub>RSH (W)</sub>	RAS or CAS Hold Time in Write Cycle	20		20		25		ns	
26	twL1CH1	<sup>‡</sup> cwL	Write Command to CAS Lead Time	20		20		25		ns	
27	t <sub>WL1CL2</sub>	twcs	Write Command Setup Time	0		0		0		ns	12,13
28	t <sub>CL1WH1</sub>	<sup>t</sup> wc <sub>H</sub>	Write Command Hold Time	10		15		20		ns	
29	t <sub>WL1WH1</sub>	t <sub>we</sub>	Write Pulse Width	10		15		20		ns	
30	<sup>†</sup> RL1WH1	t <sub>wcr</sub>	Write Command Hold Time from RAS	55		60		75		ns	
31	t <sub>WL1RH1</sub>	t <sub>RWL</sub>	Write Command to RAS Lead Time	20		20		25		ns	
32	t <sub>DVWL2</sub>	t <sub>DS</sub>	Data in Setup Time	0		0		0		ns	14
33	t <sub>WL1DX</sub>	t <sub>DH</sub>	Data in Hold Time	15		15		20		ns	14
34	t <sub>WL1GL2</sub>	<sup>t</sup> woн	Write to OE Hold Time	20		20		25		ns	14
35	t <sub>GH2DX</sub>	t <sub>OED</sub>	OE to Data Delay Time	20		20		25		ns	14
36	t <sub>RL2RL2</sub> (RMW)	t <sub>RWC</sub>	Read-Modify-Write Cycle Time	185		205		245		ns	
37	t <sub>RL1RH1</sub> (RMW)	t <sub>RRW</sub>	Read-Modify-Write Cycle RAS Pulse Width	125		135		165		ns	
38	t <sub>CL1WL2</sub>	tcwD	CAS to WE Delay	50		50		60		ns	12
39	t <sub>RL1WL2</sub>	t <sub>RWD</sub>	RAS to WE Delay in Read-Modify-Write Cycle	100		110		135		ns	12
40	t <sub>CL1CH1</sub>	t <sub>CRW</sub>	CAS Pulse Width (RMW)	75		75		90		ns	



## AC Characteristics (Cont'd.)

	JEDEC			7	0/L	80/L		10/L			
#	Symbol	Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Notes
41	t <sub>AVWL2</sub>	t <sub>AWD</sub>	Col. Address to WE Delay	65		70		80		ns	12
42	t <sub>CL2CL2</sub>	t <sub>PC</sub>	Fast Page Mode Read or Write Cycle Time	50		55		65		ns	
43	t <sub>CH2CL2</sub>	t <sub>CP</sub>	CAS Precharge Time	10		10		10		ns	
44	t <sub>AVRH1</sub>	t <sub>CAR</sub>	Column Address to RAS Setup Time	35		40		50		ns	
45	t <sub>СН2</sub> QV	t <sub>CAP</sub>	Access Time from Column Precharge		40		45		55	ns	7
46	t <sub>RL1DX</sub>	t <sub>DHR</sub>	Data in Hold Time Referenced to RAS	55		60		75		ns	
47	t <sub>CL1RL2</sub>	t <sub>CSR</sub>	CAS Setup Time CAS-before-RAS Refresh	5		5		5		ns	
48	t <sub>RH2CL2</sub>	t <sub>RPC</sub>	RAS to CAS Precharge Time	5		5		5		ns	
49	t <sub>RL1CH1</sub>	t <sub>CHR</sub>	CAS Hold Time CAS-before-RAS Refresh	15		15		15		ns	
50	t <sub>CL2CL2</sub> (RMW)	t <sub>PCM</sub>	Fast Page Mode Read- Modify-Write Cycle Time	105		110		130		ns	
51	twH2RL2	t <sub>WRP</sub>	WE to RAS precharge time (CAS-Before-RAS Refresh cycle)	10		10		10		ns	
52	t <sub>RL1WL2</sub>	t <sub>wr</sub> H	WE Hold Time from RAS (CAS-Before-RAS Refresh Cycle)	10		10		10		ns	
53	t <sub>WL1RL2</sub>	t <sub>wsr</sub>	RAS to WE set-up Time (Test Mode)	10		10		10		ns	19 20
54	t <sub>RL1WH1</sub>	t <sub>whn</sub>	RAS to WE hold Time (Test Mode)	10		10		10		ns	
55	t <sub>T</sub>	t <sub>T</sub>	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	15
56		t <sub>REF</sub>	Refresh Interval (1024 Refresh Cycles)		16		16		16	ms	17
57		t <sub>REF</sub>	Refresh Interval V53C404L Only (1024 Refresh Cycles, t <sub>RC</sub> = 62.5 μs)		64		64		64	ms	17,18



#### Notes:

- 1. I<sub>DD</sub> is dependent on output loading when the device output is selected. Specified I<sub>DD</sub> (max.) is measured with the output open.
- 2. I<sub>DD</sub> is dependent upon the number of address transitions. Specified I<sub>DD</sub> (max.) is measured with a maximum of two transitions per address cycle in Fast Page Mode.
- Specified V<sub>IL</sub> (min.) is steady state operating. During transitions, V<sub>IL</sub> (min.) may undershoot to -1.0 V for a period not to exceed 20 ns. All AC parameters are measured with V<sub>IL</sub> (min.) ≥ V<sub>SS</sub> and V<sub>IH</sub> (max.) ≤ V<sub>DD</sub>.
- t<sub>RCD</sub> (max.) is specified for reference only. Operation within t<sub>RCD</sub> (max.) limits insures that t<sub>RAC</sub> (max.) and t<sub>CAA</sub> (max.) can be met. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max.), the access time is controlled by t<sub>CAA</sub> and t<sub>CAC</sub>.
- 5. Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisified for a Read Cycle to occur.
- 6. Measured with a load equivalent to two TTL inputs and 100 pF.
- 7. Access time is determined by the longest of  $t_{CAA'}$   $t_{CAC}$  and  $t_{CAP}$
- Assumes that t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max.). If t<sub>RAD</sub> is greater than t<sub>RAD</sub> (max.), t<sub>RAC</sub> will increase by the amount that t<sub>RAD</sub> exceeds t<sub>RAD</sub> (max.).
- Assumes that t<sub>RCD</sub> ≤t<sub>RCD</sub> (max.). If t<sub>RCD</sub> is greater than t<sub>RCD</sub> (max.), t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds t<sub>RCD</sub> (max.).
- 10. Assumes that  $t_{RAD} \ge t_{RAD}$  (max.).
- 11. Operation within the t<sub>RAD</sub> (max.) limit ensures that t<sub>RAC</sub> (max.) can be met. t<sub>RAD</sub> (max.) is specified as a reference point only. If t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max.) limit, the access time is controlled by t<sub>CAA</sub> and t<sub>CAC</sub>.
- 12.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{AWD}$  and  $t_{CWD}$  are not restrictive operating parameters.
- 13. twcs (min.) must be satisfied in an Early Write Cycle.
- 14. t<sub>DS</sub> and t<sub>DH</sub> are referenced to the latter occurrence of CAS or WE.
- 15.  $t_T$  is measured between  $V_{IH}$  (min.) and  $V_{II}$  (max.). AC-measurements assume  $t_T = 5$  ns.
- 16. Assumes a three-state test load (5 pF and a 380 Ohm Thevenin equivalent).
- 17. An initial 200 μs pause and 8 RAS-containing cycles are required when exiting an extended period of bias without clocks. An extended period of time without clocks is defined as one that exceeds the specified Refresh Interval.
- 18. This is battery backup data retention mode under CAS-before-RAS refresh cycles.


$$\begin{split} t_{RC} &= 62.5~\mu\text{s}~(62.5~\mu\text{s}~x~1024 = 64~\text{ms}) \\ t_{RAS} &= t_{RAS}~(\text{min})~\text{to}~1~\mu\text{s}\\ \text{Input voltages} : \overline{RAS}~\text{and}~\overline{CAS} & V_{IH} > V_{DD} - 0.2~\text{V}\\ & V_{IL} < 0.2~\text{V}\\ \overline{\text{WE}}~\text{and}~\overline{\text{OE}} & V_{IN} > V_{DD} - 0.2~\text{V}\\ & \text{All other inputs at stable}~V_{IH}~\text{or}~V_{IL} \end{split}$$

19. The test mode is initiated by performing a WE and CAS-before-RAS cycle. This mode is latched and remains in effect until the exit cycle is generated. The test mode specified in this data sheet is 8-bits parallel testing function.


CA0 is not used. In the read cycle, if two internal bits on one I/O pin are equal, the I/O pin will indicate a high level. If internal bits on one I/O are not equal, then the I/O pin will indicate a low level.

The test mode is cleared and the memory device returned to its normal operational state by performing a RAS-only refresh cycle or a CAS-before-RAS refresh cycle.


20. In a test mode read cycle, the value of access time parameters is delayed by 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value (5 ns) to the specified value in this data sheet.




## Waveforms of Read Cycle




## Waveforms of Early Write Cycle







## Waveforms of OE-Controlled Write Cycle




## Waveforms of Read-Modify-Write Cycle









## Waveforms of Fast Page Mode Write Cycle






## Waveforms of Fast Page Mode Read-Write Cycle




## Waveforms of RAS-Only Refresh Cycle




12




## Waveforms of CAS-before-RAS Refresh Cycle




## Waveforms of Hidden Refresh Cycle (Read)







## Waveforms of Hidden Refresh Cycle (Write)




## Test Mode Initiation Cycle





## Waveforms of CAS-before-RAS Refresh Counter Test Cycle





#### Functional Description

The V53C404 is a CMOS dynamic RAM optimized for high data bandwidth, low power applications. It is functionally similar to a traditional dynamic RAM. The V53C404 reads and writes data by multiplexing an 20-bit address into a 10-bit row and a 10-bit column address. The row address is latched by the Row Address Strobe (RAS). The column address "flows through" an internal address buffer and is latched by the Column Address Strobe (CAS). Because access time is primarily dependent on a valid column address rather than the precise time that the CAS edge occurs, the delay time from RAS to CAS has little effect on the access time.

## **Memory Cycle**

A memory cycle is initiated by bringing  $\overline{RAS}$  low. Any memory cycle, once initiated, must not be ended or aborted before the minimum  $t_{RAS}$  time has expired. This ensures proper device operation and data integrity. A new cycle must not be initiated until the minimum precharge time  $t_{RAS}$  has elapsed.

## Read Cycle

A Read cycle is performed by holding the Write Enable (WE) signal High during a RAS/CAS operation. The column address must be held for a minimum specified by  $t_{\rm AR}$ . Data Out becomes valid only when  $t_{\rm OAC},\,t_{\rm RAC},\,t_{\rm CAA}$  and  $t_{\rm CAC}$  are all satisifed. As a result, the access time is dependent on the timing relationships between these parameters. For example, the access time is limited by  $t_{\rm CAA}$  when  $t_{\rm RAC},\,t_{\rm CAC}$  and  $t_{\rm OAC}$  are all satisfied.

#### Write Cycle

A Write Cycle is performed by taking WE and CAS low during a RAS operation. The column address is latched by CAS. The Write Cycle can be WE controlled or CAS controlled depending on whether WE or CAS falls later. Consequently, the input data must be valid at or before the falling edge of WE or CAS, whichever occurs last. In the CAS-controlled Write Cycle, when the leading edge of WE occurs prior to the CAS low transition, the I/O data pins will be in the High-Z state at the beginning of the Write function.

Ending the Write with RAS or CAS will maintain the output in the High-Z state.

In the  $\overline{\text{WE}}$  controlled Write Cycle,  $\overline{\text{OE}}$  must be in the high state and  $t_{\text{OED}}$  must be satisfied.

#### Refresh Cycle

To retain data, 1024 Refresh Cycles are required in each 16 ms period. There are two ways to refresh the memory:

- By clocking each of the 1024 row addresses (A<sub>0</sub> through A<sub>9</sub>) with RAS at least once every 16 ms. Any Read, Write, Read-Modify-Write or RAS-only cycle refreshes the addressed row.
- 2. Using a CAS-before-RAS Refresh Cycle. If CAS makes a transition from low to high to low after the previous cycle and before RAS falls, CAS-before-RAS refresh is activated. The V53C404 uses the output of an internal 10-bit counter as the source of row addresses and ignore external address inputs.

CAS-before-RAS is a "refresh-only" mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle. A CAS-before-RAS counter test mode is provided to ensure reliable operation of the internal refresh counter.

#### Data Retention Mode

The V53C404 offers a CMOS standby mode that is entered by causing the RAS clock to swing between a valid  $V_{IL}$  and an "extra high"  $V_{IH}$  within 0.2 V of  $V_{DD}$ . While the RAS clock is at the "extra high" level, the V53C404 power consumption is reduced to the low  $I_{DD6}$  level. Overall  $I_{DD}$  consumption when operating in this mode can be calculated as follows:

$$I = \frac{(t_{RC}) \times (I_{DD1}) + (t_{RX} - t_{RC}) \times (I_{DD6})}{t_{RX}}$$

Where:  $t_{RC} = \text{Refresh Cycle Time}$  $t_{RY} = \text{Refresh Interval / 1024}$ 



## Fast Page Mode Operation

Fast Page Mode operation permits all 1024 columns within a selected row of the device to be randomly accessed at a high data rate. Maintaining RAS low while performing successive CAS cycles retains the row address internally and eliminates the need to reapply it for each cycle. The column address buffer acts as a transparent or flow-through latch while CAS is high. Thus, access begins from the occurrence of a valid column address rather than from the falling edge of  $\overline{\text{CAS}}$ , eliminating  $t_{\text{ASC}}$  and  $t_{\text{T}}$ from the critical timing path. CAS latches the address into the column address buffer and acts as an output enable. During Fast Page Mode operation, Read, Write, Read-Modify-Write or Read-Write-Read cycles are possible at random addresses within a row. Following the initial entry cycle into Fast Page Mode, access is  $t_{CAA}$  or  $t_{CAP}$  controlled. If the column address is valid prior to the rising edge of  $\overline{CAS}$ , the access time is referenced to the CAS rising edge and is specified by t<sub>CAP</sub>. If the column address is valid after the rising CAS edge, access is timed from the occurrence of a valid address and is specified by  $t_{\text{CAA}}$ . In both cases, the falling edge of  $\overline{\text{CAS}}$  latches the address and enables the output.

Fast Page Mode provides a sustained data rate of 20 MHz for applications that require high data rates such as bit-mapped graphics or high-speed signal processing. The following equation can be used to calculate the maximum data rate:

Data Rate = 
$$\frac{1024}{t_{RC} + 1023 \times t_{PC}}$$

#### **Data Output Operation**

The V53C404 Input/Output is controlled by  $\overline{OE}$ ,  $\overline{CAS}$ ,  $\overline{WE}$  and  $\overline{RAS}$ . A  $\overline{RAS}$  low transition enables the transfer of data to and from the selected row address in the Memory Array. A  $\overline{RAS}$  high transition disables data transfer and latches the output data if the output is enabled. After a memory cycle is initiated with a  $\overline{RAS}$  low transition, a  $\overline{CAS}$  low transition or  $\overline{CAS}$  low level enables the internal I/O path. A  $\overline{CAS}$  high transition or a  $\overline{CAS}$  high level disables the I/O path and the output driver if it is enabled. A  $\overline{CAS}$  low transition while  $\overline{RAS}$  is high has no effect on the I/O data path or on the output drivers. The output drivers, when otherwise enabled, can be disabled by holding

 $\overline{OE}$  high. The  $\overline{OE}$  signal has no effect on any data stored in the output latches. A  $\overline{WE}$  low level can also disable the output drivers when  $\overline{CAS}$  is low. During a Write cycle, if  $\overline{WE}$  goes low at a time in relationship to  $\overline{CAS}$  that would normally cause the outputs to be active, it is necessary to use  $\overline{OE}$  to disable the output drivers prior to the  $\overline{WE}$  low transition to allow Data In Setup Time ( $t_{DS}$ ) to be satisfied.

#### Power-On


After application of the  $V_{DD}$  supply, an initial pause of 200  $\mu s$  is required followed by a minimum of 8 initialization cycles (any combination of cycles containing a  $\overline{RAS}$  clock). Eight initialization cycles are required after extended periods of bias without clocks (greater than the Refresh Interval).

During Power-On, the  $\rm V_{DD}$  current requirement of the V53C404 is dependent on the input levels of RAS and CAS. If RAS is low during Power-On, the device will go into an active cycle and  $\rm I_{DD}$  will exhibit current transients. It is recommended that RAS and CAS track with  $\rm V_{DD}$  or be held at a valid  $\rm V_{IH}$  during Power-On to avoid current surges.

**Table 1. Vitelic V53C404 Data Output**Operation for Various Cycle Types

Cycle Type	I/O State
Read Cycles	Data from Addressed Memory Cell
CAS-Controlled Write Cycle (Early Write)	High-Z
WE-Controlled Write Cycle (Late Write)	OE Controlled. High OE = High-Z I/Os
Read-Modify-Write Cycles	Data from Addressed Memory Cell
Fast Page Mode Read	Data from Addressed Memory Cell
Fast Page Mode Write Cycle (Early Write)	High-Z
Fast Page Mode Read- Modify-Write Cycle	Data from Addressed Memory Cell
RAS-only Refresh	High-Z
CAS-before-RAS Refresh Cycle	Data remains as in previous cycle
CAS-only Cycles	High-Z







## 26/20-pin SOJ

Dimension	Inches	Millimeters
A	0.672/0.684	17.069/17.374
В	0.125/0.135	3.175/3.429
С	0.082/0.093	2.083/2.362
D	0.332/0.342	8.433/8.687
E	0.296/0.304	7.518/7.722
F	0.255/0.275	6.477/6.985
G	0.018 Typ.	0.457 Typ.
Н	0.05 Typ.	1.270 Typ.
J	0.026 Min.	0.660 Min.
K	0.028 Typ.	0.711 Typ.

#### WORLDWIDE VITELIC OFFICES

V53C404

#### U.S.A.

VITELIC SEMICONDUCTOR 3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0185

#### **TAIWAN**

VITELIC CORP. 133, MINSHENG E. RD., SECTION III, 7B TAIPEI, TAIWAN, R.O.C. PHONE: 011-886-2-718-1369 FAX: 011-886-2-718-1362

VITELIC TAIWAN CORP. 1 R&D ROAD I SCIENCE BASED IND. PARK HSIN CHU, TAIWAN, R.O.C. PHONE: 011-886-35-770555 FAX: 011-886-35-776520

#### **JAPAN**

VITELIC JAPAN CORP. NIHON SEIMEI KAWASAKI BLDG., 8TH FL. 1-1 MINAMI-CHO KAWASAKI-KU KAWASAKI-SHI KANAGAWA 210 JAPAN

PHONE: 011-04-4-246-3021 FAX: 011-04-4-246-3029

#### HONG KONG

VITELIC (HONG KONG) LIMITED 19 DAI FU STREET TAIPO INDUSTRIAL ESTATE TAIPO, NT, HONG KONG PHONE: 011-852-665-4883 FAX: 011-852-664-7535 KOREA

VITELIC CORP. RM. 309, BEUK-EUN BLDG. 1339-1 SEOCHO-DONG, SEOCHO-KU SEOUL, KOREA

PHONE: 011-82-2-553-3385 FAX: 011-82-2-553-3675

#### VITELIC U.S. SALES OFFICES

#### **NORTHWESTERN**

VITELIC SEMICONDUCTOR 3910 NORTH FIRST STREET SAN JOSE, CA 95134 PHONE: 408-433-6000 FAX: 408-433-0185

#### SOUTHWESTERN

VITELIC SEMICONDUCTOR SUITE 200 5150 E. PACIFIC COAST HWY. LONG BEACH, CA 90804 PHONE: 213-498-3314 FAX: 213-597-2174

#### **EASTERN/MIDWESTERN**

VITELIC SEMICONDUCTOR SUITE 203 619 SEVERN AVENUE ANNAPOLIS, MD 21403 PHONE: 301-267-9616 FAX: 301-267-7411

FAX: 301-267-7411 or: 301-268-9081

VICMOS is a trademark of VITELIC

© Copyright 1991, Vitelic Corporation

9/91 Printed in U.S.A.

The information in this document is subject to change without notice.

VITELIC makes no commitment to update or keep current the information contained in this document. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of VITELIC.

VITELIC subjects its products to normal quality control sampling techniques which are intended to provide an assurance of high quality products suitable for usual commercial applications. VITELIC does not do testing appropriate to provide 100% product quality assurance and does not assume any liability for consequential or incidental arising from any use of its products. If such products are to be used in applications in which personal injury might occur from failure, purchaser must do its own quality assurance testing appropriate to such applications.

VITELIC

3910 N. First Street, San Jose, CA 95134-1501 Ph: (408) 433-6000 Fax: (408) 433-0952 Tix: 371-9461

19

032160 🗹 \_ \_