

ML610Q482/ML610482

8-bit Microcontroller

GENERAL DESCRIPTION

This LSI is a high-performance 8-bit CMOS microcontroller into which rich peripheral circuits, such as synchronous serial port, UART, I²C bus interface (master), buzzer driver, battery level detect circuit, and RC oscillation type A/D converter, are incorporated around 8-bit CPU nX-U8/100.

The CPU nX-U8/100 is capable of efficient instruction execution in 1-intruction 1-clock mode by 3-stage pipe line architecture parallel processing. The Flash ROM that is installed as program memory achieves low-voltage low-power consumption operation (read operation) equivalent to mask ROM and is most suitable for battery-driven applications.

The on-chip debug function that is installed enables program debugging and programming.

The ML610Q482P/ML610482P supporting industrial temperature -40°C to +85°C, are also available.

FEATURES

- CPU
 - 8-bit RISC CPU (CPU name: nX-U8/100)
 - Instruction system: 16-bit instructions
 - Instruction set: Transfer, arithmetic operations, comparison, logic operations, multiplication/division, bit

manipulations, bit logic operations, jump, conditional jump, call return stack manipulations, arithmetic

- shift, and so on
- On-Chip debug function (ML610Q482)
- Minimum instruction execution time
 - 30.5 μs (@32.768 kHz system clock)
 - 0.244µs (@4.096 MHz system clock)
- · Internal memory
 - ML610Q482

Internal 64KByte Flash ROM (32K×16 bits) (including unusable 1KByte TEST area) Internal 4KByte Data RAM (4096×8 bits)

- ML610482

Internal 64KByte Mask ROM (32K×16 bits) (including unusable 1KByte TEST area) Internal 4KByte Data RAM (4096×8 bits)

- Interrupt controller
 - 2 non-maskable interrupt sources (Internal source: 1, External source: 1)
 - 18 maskable interrupt sources (Internal sources: 14, External sources: 4)
- Time base counter
 - Low-speed time base counter ×1 channel

Frequency compensation (Compensation range: Approx. –488ppm to +488ppm. Compensation accuracy: Approx. 0.48ppm)

- High-speed time base counter ×1 channel
- · Watchdog timer
 - Non-maskable interrupt and reset
 - Free running
 - Overflow period: 4 types selectable (125ms, 500ms, 2s, and 8s @32.768 kHz)
- Timers
 - 8 bits × 4 channels (Timer0-3: 16-bit x 2 configuration available by using Timer0-1 or Timer2-3)
 - Clock frequency measurement mode (in one channel of 16-bit configuration using Timer2-3)



PWM

- Resolution 16 bits × 1 channel
- Synchronous serial port
 - Master/slave selectable
 - LSB first/MSB first selectable
 - 8-bit length/16-bit length selectable
- UART
 - TXD/RXD × 1 channel
 - Bit length, parity/no parity, odd parity/even parity, 1 stop bit/2 stop bits
 - Positive logic/negative logic selectable
 - Built-in baud rate generator
- I²C bus interface
 - Master function only
 - Fast mode (400 kbps@4MHz), standard mode (100 kbps@1MHz, 50kbps@500kHz)
- · Buzzer driver
 - 4 output modes, 8 frequencies, 16 duty levels
- RC oscillation type A/D converter
 - 24-bit counter
 - Time division × 2 channels
- Analog Comparator

- Operating voltage: $V_{DD}=1.8V\sim3.6V$ - Common mode input voltage: $0.2V\sim VDD-1.0V$ - Input offset voltage: 50mV(max)

- Interrupt allow edge selection and sampling selection

- General-purpose ports
 - Non-maskable interrupt input port × 1 channel
 - Input-only port × 6 channels (including secondary functions)
 - Output-only port × 4 channels (including secondary functions)
 - Input/output port × 22 channels (including secondary functions)
- Reset
 - Reset through the RESET_N pin
 - Power-on reset generation when powered on
 - Reset when oscillation stop of the low-speed clock is detected
 - Reset by the watchdog timer (WDT) overflow
- Power supply voltage detect function

Judgment voltages: One of 16 levels
 Judgment accuracy: ±2% (Typ.)

- Clock
 - Low-speed clock: (This LSI can not guarantee the operation without low-speed clock)
 Crystal oscillation (32.768 kHz/38.4KHz)
 - High-speed clock:

Built-in RC oscillation (500 kHz)

Built-in PLL oscillation (8.192 MHz ±2.5%), crystal/ceramic oscillation (4.096 MHz), external clock

- Selection of high-speed clock mode by software:

Built-in RC oscillation, built-in PLL oscillation, crystal/ceramic oscillation, external clock



• Power management

- HALT mode: Instruction execution by CPU is suspended (peripheral circuits are in operating states).
- STOP mode: Stop of low-speed oscillation and high-speed oscillation (Operations of CPU and peripheral circuits are stopped.)
- Clock gear: The frequency of high-speed system clock can be changed by software (1/1, 1/2, 1/4, or 1/8 of the oscillation clock)
- Block Control Function: Power down (reset registers and stop clock supply) the circuits of unused peripherals.

• Guaranteed operating range

- Operating temperature: -20°C to +70°C (P version: -40°C to +85°C)

– Operating voltage: $V_{DD} = 1.1 \text{V}$ to 3.6V

• Product name – Supported Function

- Chip (Die) -	ROM type	Operating temperature	Product availability
ML610Q482-xxxWA	Flash ROM	-20°C to +70°C	Yes
ML610Q482P-xxxWA	Flash ROM	-40°C to +85°C	Yes
ML610482-xxxWA	Mask ROM	-20°C to +70°C	Yes
ML610482P-xxxWA	Mask ROM	-40°C to +85°C	Yes

-48-pin plastic TQFP -	ROM type	Operating temperature	Product availability
ML610Q482-xxxTB	Flash ROM	-20°C to +70°C	Yes
ML610Q482P-xxxTB	Flash ROM	-40°C to +85°C	Yes
ML610482-xxxTB	Mask ROM	-20°C to +70°C	-
ML610482P-xxxTB	Mask ROM	-40°C to +85°C	-

xxx: ROM code number Q:Flash ROM version

P: Wide range temperature version

WA: Chip TB: TQFP



BLOCK DIAGRAM ML610Q482 Block Diagram

Figure 1 show the block diagram of the ML610Q482. "*" indicates the secondary function of each port.





Figure 1 ML610Q482 Block Diagram



ML610482 Block Diagram

Figure 2 show the block diagram of the ML610482. "*" indicates the secondary function of each port.




^{*} Secondary function or Tertiary function

Figure 2 ML610482 Block Diagram



PIN CONFIGURATION ML610Q482 TQFP48 Pin Layout (Flash ROM version only)




Note:

The assignment of the pads P30 to P35 are not in order.

Figure 3 ML610Q482 TQFP48 Pin Configuration



ML610Q482 Chip Pin Layout & Dimension



(NC): No Connection

Note:

The assignment of the pads P30 to P35 are not in order.

Chip size: $2.76 \text{ mm} \times 3.00 \text{ mm}$

PAD count: 48 pins Minimum PAD pitch: $100 \mu m$ PAD aperture: $80 \mu m \times 80 \mu m$ Chip thickness: $350 \mu m$ Voltage of the rear side of chip: V_{SS} level

Figure 4 ML610Q482 Chip Layout & Dimension



ML610Q482 Pad Coordinates


Table 1 ML610Q482 Pad Coordinates

Chin	Center:	X=0,Y=0	
OHID	OCHICI.	7-0,1-0	

					Only Center. X=0,1=0				
PAD No.	Pad Name	X (um)	Y (µm)		PAD No.	Pad Name	X (um)	Y (um)	
INO.	Ivairie	(µm)	(μπ)		INO.	INAITIE	(µm)	(µm)	
1	CMPP	-1036.0	-1380.0	_	25	PA0	1023.0	1380.0	
2	CMPM	-830.0	-1380.0	_	26	PA1	775.0	1380.0	
3	P00	-730.0	-1380.0	_	27	PA2	651.0	1380.0	
4	P01	-482.0	-1380.0	_	28	PA3	403.0	1380.0	
5	P02	-382.0	-1380.0	_	29	PA4	279.0	1380.0	
6	P03	-134.0	-1380.0	_	30	PA5	31.0	1380.0	
7	VSS	-34.0	-1380.0	_	31	PA6	-93.0	1380.0	
8	P24	219.0	-1380.0	_	32	PA7	-341.0	1380.0	
9	P40	327.0	-1380.0	_	33	VSS	-458.0	1380.0	
10	P41	655.0	-1380.0	_	34	P20	-666.0	1380.0	
11	P42	775.0	-1380.0	_	35	P21	-766.0	1380.0	
12	P43	1023.0	-1380.0	_	36	P22	-1032.0	1380.0	
13	P44	1260.0	-912.0	_	37	P30	-1260.0	922.0	
14	P45	1260.0	-778.0	_	38	P31	-1260.0	769.0	
15	P46	1260.0	-530.0	_	39	P34	-1260.0	521.0	
16	P47	1260.0	-426.0	_	40	P32	-1260.0	417.0	
17	TEST	1260.0	-167.0	_	41	P33	-1260.0	169.0	
18	RESET_N	1260.0	-67.0	_	42	P35	-1260.0	67.0	
19	NMI	1260.0	181.0	_	43	VDD	-1260.0	-122.0	
20	VPP	1260.0	281.0	_	44	VDDL	-1260.0	-333.0	
21	VSS	1260.0	411.0	_	45	VSS	-1260.0	-503.0	
22	P10	1261.3	610.0	_	46	VDDX	-1260.0	-673.0	
23	P11	1261.3	858.0	-	47	XT0	-1260.0	-773.0	
24	VDD	1260.0	1010.0	_	48	XT1	-1260.0	-1021.0	



ML610482 Chip Pin Layout & Dimension



Note:

The assignment of the pads P30 to P35 are not in order.

Chip size: $2.44 \text{ mm} \times 2.46 \text{mm}$

PAD count: 48 pins
Minimum PAD pitch: 100 μ m
PAD aperture: 80 μ m \times 80 μ m
Chip thickness: 350 μ m
Voltage of the rear side of chip: V_{SS} level

Figure 5 ML610482 Chip Layout & Dimension



ML610482 Pad Coordinates

Table 2 ML610482 Pad Coordinates

Chip Center: X=0,Y=0

					Chip Center. X=0,1=0				
PAD No.	Pad Name	X (µm)	Y (µm)		PAD No.	Pad Name	X (µm)	Y (µm)	
1	CMPP	-1010	-1110	•	25	PA0	1025	1110	
2	CMPM	-804	-1110		26	PA1	777	1110	
3	P00	-704	-1110	•	27	PA2	653	1110	
4	P01	-456	-1110	•	28	PA3	405	1110	
5	P02	-356	-1110		29	PA4	281	1110	
6	P03	-108	-1110		30	PA5	33	1110	
7	VSS	-8	-1110		31	PA6	-91	1110	
8	P24	205	-1110		32	PA7	-339	1110	
9	P40	313	-1110		33	VSS	-451	1110	
10	P41	641	-1110	-	34	P20	-659	1110	
11	P42	761	-1110	-	35	P21	-759	1110	
12	P43	1009	-1110		36	P22	-1025	1110	
13	P44	1100	-842		37	P30	-1100	844	
14	P45	1100	-708	-	38	P31	-1100	691	
15	P46	1100	-460		39	P34	-1100	443	
16	P47	1100	-356		40	P32	-1100	339	
17	TEST	1100	-97		41	P33	-1100	91	
18	RESET_N	1100	3		42	P35	-1100	-11	
19	NMI	1100	251		43	VDD	-1100	-212	
20					44	VDDL	-1100	-312	
21	VSS	1100	351		45	VSS	-1100	-434	
22	P10	1100	524		46	VDDX	-1100	-574	
23	P11	1100	772		47	XT0	-1100	-694	
24	VDD	1100	885	_	48	XT1	-1100	-942	

Note: PADNo.20 does not exist.



PIN LIST

PAD		Prima	ary function	S	Secon	dary function		Terti	ary function
No.	Pin name	I/O	Function	Pin name	I/O	Function	Pin name	I/O	Function
7,21, 33,45	Vss	_	Negative power supply pin			_	_	_	_
24,43	V_{DD}	_	Positive power supply pin			_			_
44	V_{DDL}	_	Power supply pin for internal logic (internally generated)	_	_	_	_	_	_
46	V_{DDX}	_	Power supply pin for low-speed oscillation (internally generated)	_	_	_	_	_	_
20	V_{PP}	_	Power supply pin for Flash ROM			_		_	_
17	TEST	I/O	Input/output pin for testing	-	_	_	-		_
18	RESET_ N	I	Reset input pin	_	_	_	_	_	_
47	XT0	I	Low-speed clock oscillation pin	_	_	_	_	_	_
48	XT1	0	Low-speed clock oscillation pin	_	_	_	_	_	_
19	NMI	ı	Non-maskable interrupt pin	_	_	_	_	_	_
3	P00/EXI 0	ı	Input port, External interrupt 0, Capture 0 input	_	_	_	_	_	_
4	P01/EXI 1	ı	Input port, External interrupt 1, Capture 1 input		_	_			_
5	P02/EXI 2/RXD0	ı	Input port, External interrupt 2, UART0 receive	_	_	_	_	_	_
6	P03/EXI	ı	Input port, External interrupt 3	_	_	_	_	_	_
1	CMPP	ı	Analog comparator non-inverted input	_	_	_	_	_	_
2	СМРМ	ı	Analog comparator inverted input	_		_	_	_	_
22	P10	I	Input port	OSC0	I	High-speed oscillation			_
23	P11	I	Input port	OSC1	0	High-speed oscillation	_	_	_
34	P20/LE D0	0	Output port	LSCLK	0	Low-speed clock output		_	_
35	P21LED 1	0	Output port	OUTCLK	0	High-speed clock output	_	_	_
36	P22/LE D2	0	Output port	BZ0	0	BZ0 output	_	_	_
8	P24/LE D4	0	Output port	PWM0	0	PWM0 output	_	_	_
37	P30	I/O	Input/output port	IN0	ı	RC type ADC0 oscillation input pin	_	_	_
38	P31	I/O	Input/output port	CS0	0	RC type ADC0 reference capacitor connection pin	_	_	
40	P32	I/O	Input/output port	RS0	0	RC type ADC0 reference resistor connection pin	_	_	-
41	P33	I/O	Input/output port	RT0	0	RC type ADC0 resistor sensor connection pin		_	_
39	P34	I/O	Input/output port	RCT0	0	RC type ADC0 resistor/capacitor sensor connection pin	PWM0	0	PWM0 output



PAD	Primary function			S	econ	dary function	Tertiary function		iary function
No.	Pin name	I/O	Function	Pin name	I/O	Function	Pin name	I/O	Function
42	P35	I/O	Input/output port	RCM	0	RC type ADC oscillation monitor		_	_
9	P40	I/O	Input/output port	SDA	I/O	I ² C data input/output	SIN0	I	SSIO data input
10	P41	I/O	Input/output port	SCL	I/O	I ² C clock input/output	SCK0	I/O	SSIO synchronous clock
11	P42	I/O	Input/output port	RXD0	_	UART data input	SOUT0	I	SSIO data output
12	P43	I/O	Input/output port	TXD0	0	UART data output	PWM0	0	PWM output
13	P44/T02 P0CK	I/O	Input/output port, Timer 0/Timer 2/PWM0 external clock input	IN1	I	RC type ADC1 oscillation input pin	SIN0	ı	SSIO0 data input
14	P45/T13 P1CK	I/O	Input/output port, Timer 1/Timer 3 external clock input	CS1	0	RC type ADC1 reference capacitor connection pin	SCK0	I/O	SSIO0 synchronous clock
15	P46	I/O	Input/output port	RS1	0	RC type ADC1 reference resistor connection pin	SOUT0	0	SSIO0 data output
16	P47	I/O	Input/output port	RT1	0	RC type ADC1 resistor sensor connection pin	_	_	_
25	PA0	I/O	Input/output port	_	_	_		_	_
26	PA1	I/O	Input/output port	_	_	_	_	_	_
27	PA2	I/O	Input/output port	_				_	_
28	PA3	I/O	Input/output port	_	_	_	_		_
29	PA4	I/O	Input/output port		_			_	
30	PA5	I/O	Input/output port	_	_	_	_		_
31	PA6	I/O	Input/output port	_	_	_	_		_
32	PA7	I/O	Input/output port	_		_	_	_	_

Note:

^{*1:} A VPP terminal exists only ML610Q482.



PIN DESCRIPTION

			Primary/	
D:	1/0	Decembris	•	Lasta
Pin name	I/O	Description	Secondary/	Logic
			Tertiary	
System				
RESET N	ı	Reset input pin. When this pin is set to a "L" level, system reset mode is	_	Negative
_		set and the internal section is initialized. When this pin is set to a "H" level		
		subsequently, program execution starts. A pull-up resistor is internally		
		connected.		
XT0	I	Crystal connection pin for low-speed clock.	_	_
XT1	0	A 32.768 kHz crystal oscillator (see measuring circuit 1) is connected to		
		this pin. Capacitors CDL and CGL are connected across this pin and V_{SS}		_
		as required.		
OSC0	ı	Crystal/ceramic connection pin for high-speed clock.	Secondary	
OSC1	0	A crystal or ceramic is connected to this pin (4.1 MHz max.). Capacitors	Secondary	_
		CDH and CGH (see measuring circuit 1) are connected across this pin		
		and V _{SS} .		
		This pin is used as the secondary function of the P10 pin(OSC0) and P11		
		pin(OSC1).		
LSCLK	0	Low-speed clock output pin. This pin is used as the secondary function of	Secondary	_
		the P20 pin.		
OUTCLK	0	High-speed clock output pin. This pin is used as the secondary function of	Secondary	_
		the P21 pin.		
General-purpo	ose in	•		
P00-P03	- 1	General-purpose input port.	Primary	Positive
		Since these pins have secondary functions, the pins cannot be used as a		
		port when the secondary functions are used.		
P10,P11	- 1	General-purpose input port.	Primary	Positive
		Since these pins have secondary functions, the pins cannot be used as a		
		port when the secondary functions are used.		
General-purpo	ose ou			
P20,P21,	0	General-purpose output port.	Primary	Positive
P22,P24		Since these pins have secondary functions, the pins cannot be used as a		
		port when the secondary functions are used.		
General-purpo	ose in	put/output port		
P30-P35	I/O	General-purpose input/output port.	Primary	Positive
		Since these pins have secondary functions, the pins cannot be used as a		
		port when the secondary functions are used.		
P40-P47	I/O	General-purpose input/output port.	Primary	Positive
		Since these pins have secondary functions, the pins cannot be used as a		
		port when the secondary functions are used.		
PA0-PA7	I/O	General-purpose input/output port.	Primary	Positive



Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
UART				
TXD0	0	UART data output pin. This pin is used as the secondary function of the P43 pin.	Secondary	Positive
RXD0	I	UART data input pin. This pin is used as the secondary function of the P42 or the primary function of the P02 pin.	Primary/Se condary	Positive
I ² C bus interfa	ace			
SDA	I/O	I ² C data input/output pin. This pin is used as the secondary function of the P40 pin. This pin has an NMOS open drain output. When using this pin as a function of the I ² C, externally connect a pull-up resistor.	Secondary	Positive
SCL	0	I ² C clock output pin. This pin is used as the secondary function of the P41 pin. This pin has an NMOS open drain output. When using this pin as a function of the I ² C, externally connect a pull-up resistor.	Secondary	Positive
Synchronous	serial	(SSIO)		
SCK0	I/O	Synchronous serial clock input/output pin. This pin is used as the tertiary function of the P41 or P45 pin.	Tertiary	_
SIN0	I	Synchronous serial data input pin. This pin is used as the tertiary function of the P40 or P44 pin.	Tertiary	Positive
SOUT0	0	Synchronous serial data output pin. This pin is used as the tertiary function of the P42 or P46 pin.	Tertiary	Positive
PWM				
PWM0	0	PWM0 output pin. This pin is used as the tertiary function of the P24 or P43 or P34 pin.	Tertiary	Positive
T02P0CK	0	PWM0 external clock input pin. This pin is used as the primary function of the P44 pin.	Primary	_
External inter	rupt			
NMI	I	External non-maskable interrupt input pin. An interrupt is generated on both edges.	Primary	Positive/ negative
EXI0-3	I	External maskable interrupt input pins. Interrupt enable and edge selection can be performed for each bit by software. These pins are used as the primary functions of the P00-P03 pins.	Primary	Positive/ negative
Timer				
T02P0CK	I	External clock input pin used for both Timer 0 and Timer 2. The clocks for these timers are selected by software. This pin is used as the primary function of the P44 pin.	Primary	_
T13P1CK	I	External clock input pin used for both Timer 1 and Timer 3. The clocks for these timers are selected by software. This pin is used as the primary function of the P45 pin.	Primary	_
Buzzer				
BZ0	0	Buzzer signal output pin. This pin is used as the secondary function of the P22 pin.	Secondary	Positive/ negative
LED drive				
LED0,1,2,4	0	NMOS open drain output pins to drive LED. These pins are used as the primary function of the P20,P21,P22,P24 pins.	Primary	Positive/ negative



Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic					
RC oscillation type A/D converter									
IN0	INO I Channel 0 oscillation input pin. This pin is used as the secondary function of the P30 pin.								
CS0	0	Channel 0 reference capacitor connection pin. This pin is used as the secondary function of the P31 pin.	Secondary	_					
RS0	0	This pin is used as the secondary function of the P32 pin which is the reference resistor connection pin of Channel 0.	Secondary	_					
RT0	0	Resistor sensor connection pin of Channel 0 for measurement. This pin is used as the secondary function of the P34 pin.	Secondary	_					
CRT0	0	Resistor/capacitor sensor connection pin of Channel 0 for measurement. This pin is used as the secondary function of the P33 pin.	Secondary	_					
RCM	0	RC oscillation monitor pin. This pin is used as the secondary function of the P35 pin.	Secondary	_					
IN1	ı	Oscillation input pin of Channel 1. This pin is used as the secondary function of the P44 pin.	Secondary	_					
CS1	0	Reference capacitor connection pin of Channel 1. This pin is used as the secondary function of the P45 pin.	Secondary	_					
RS1	0	Reference resistor connection pin of Channel 1. This pin is used as the secondary function of the P46 pin.	Secondary	_					
RT1	0	Resistor sensor connection pin for measurement of Channel 1. This pin is used as the secondary function of the P47 pin.	Secondary	_					
Analog compa	arator								
CMPP	ı	Non-inverted input pin.	_	_					
CMPM	ı	Inverted input pin.	_	_					
For testing									
TEST	I/O	Input/output pin for testing. A pull-down resistor is internally connected.	_	_					
Power supply									
V _{SS}	_	Negative power supply pin.	_	_					
V_{DD}	_	Positive power supply pin.	_	_					
V _{DDL}	_	Positive power supply pin (internally generated) for internal logic. Capacitors CL0 and CL1 (see measuring circuit 1) are connected between this pin and $V_{\rm SS}$.	_	_					
V _{DDX}	_	Plus-side power supply pin (internally generated) for low-speed oscillation. Capacitor Cx (see measuring circuit 1) is connected between this pin and $V_{\rm SS}$.	_	_					
V_{PP}	_	Power supply pin for programming Flash ROM. A pull-up resistor is internally connected.	_	_					

Note

^{*1:} A VPP terminal exists only ML610Q482.



TERMINATION OF UNUSED PINS

Table 2 shows methods of terminating the unused pins.

Table 2 Termination of Unused Pins

Pin	Recommended pin termination
V _{PP} *1	Open
RESET_N	Open
TEST	Open
NMI	Open
P00 to P03	V_{DD} or V_{SS}
P10, P11	V_{DD}
P20, P21, P22, P24	Open
P30 to P35	Open
P40 to P47	Open
PA0 to PA7	Open
CMPP,CMPM	V_{DD}

^{*1:} A VPP terminal exists only ML610Q482.

Note:

It is recommended to set the unused input ports and input/output ports to the inputs with pull-down resistors/pull-up resistors or the output mode since the supply current may become excessively large if the pins are left open in the high impedance input setting.



ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

 $(V_{SS} = 0V)$

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage 1	V_{DD}	Ta = 25°C	-0.3 to +4.6	V
Power supply voltage 2	V _{PP} *1	Ta = 25°C	-0.3 to +9.5	V
Power supply voltage 3	V_{DDL}	Ta = 25°C	-0.3 to +3.6	V
Power supply voltage 4	V_{DDX}	Ta = 25°C	-0.3 to +3.6	V
Input voltage	V _{IN}	Ta = 25°C	-0.3 to V _{DD} +0.3	V
Output voltage	V _{OUT}	Ta = 25°C	-0.3 to V _{DD} +0.3	V
Output current 1	I _{OUT1}	Port3–A, Ta = 25°C	-12 to +11	mA
Output current 2	I _{OUT2}	Port2, Ta = 25°C	-12 to +20	mA
Power dissipation	PD	Ta = 25°C	1.16	W
Storage temperature	T _{STG}		-55 to +150	°C

^{*1:} ML610Q482 only

RECOMMENDED OPERATING CONDITIONS

 $(V_{SS} = 0V)$

				(100 01)
Parameter	Symbol	Condition	Range	Unit
Operating temperature	_	ML610Q482, ML610482	−20 to +70	- °C
Operating temperature	T _{OP}	ML610Q482P, ML610482P	-40 to +85	
Operating voltage	V_{DD}	_	1.1 to 3.6	V
		$V_{DD} = 1.1 \text{ to } 3.6 \text{V}$	30k to 36k	
Operating frequency (CPU)	f_{OP}	V _{DD} = 1.3 to 3.6V	30k to 650k	Hz
		V _{DD} = 1.8 to 3.6V	30k to 4.2M	
Capacitor externally connected to	C _{L0}	_	1.0±30%	
V _{DDL} pin	C_{L1}	_	0.1±30%	μF
Capacitor externally connected to V _{DDX} pin	C _X	_	0.1±30%	μF



CLOCK GENERATION CIRCUIT OPERATING CONDITIONS

 $(V_{SS} = 0V)$

Devenuetes	Currente ed	Condition		Rating		l lmi4
Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit
Low-speed crystal oscillation frequency	f _{XTL}	_	_	32.768k/38.4k	_	Hz
Recommended equivalent series resistance value of low-speed crystal oscillation	R _L	_	_	_	40k	Ω
•		C _L =6pF of crystal oscillation *2	_	0	_	
Low-speed crystal oscillation external capacitor *1	C _{DL} /C _{GL}	C _L =9pF of crystal oscillation	_	6	_	pF
		C _L =12pF of crystal oscillation	_	12	_	
High-speed crystal/ceramic oscillation frequency	f _{XTH}	_		4.0M / 4.096M	_	Hz
High-speed crystal oscillation external capacitor	C _{DH} C _{GH}	<u> </u>		24 24	_	pF

 $^{^{*1}}$: The external C_{DL} and C_{GL} need to be adjusted in consideration of variation of internal loading capacitance C_D and C_G , and other additional capacitance such as PCB layout.

OPERATING CONDITIONS OF FLASH ROM (ML610Q482 only)

 $(V_{SS} = 0V)$

				(100 41)
Parameter	Symbol	Condition	Range	Unit
Operating temperature	T _{OP}	At write/erase	0 to +40	°C
	V _{DD}	At write/erase*1	2.75 to 3.6	
Operating voltage	V_{DDL}	At write/erase ^{*1}	2.5 to 2.75	V
	V_{PP}	At write/erase*1	7.7 to 8.3	
Write cycles	C _{EP}	<u> </u>	10	cycles
Data retention	Y _{DR}	_	10	years

^{*1:} Those voltages must be supplied to V_{DDL} pin and V_{PP} pin when programming and eraseing Flash ROM. V_{PP} pin has an internal pulldown resister.

CONDITIONS OF ANALOG COMPARATOR

 $(V_{DD} = 1.1 \text{ to } 3.6\text{V}, V_{SS} = 0\text{V}, \text{ Ta}=-20 \text{ to } +70^{\circ}\text{C}, \text{ Ta}=-40 \text{ to } +85^{\circ}\text{C} \text{ for P version, unless otherwise specified})$

(VDD = 1.	1 10 3.0 V, V	$\frac{1}{55} = 00$, $1a = -20 10 + 70 C$, $1a = -40$	10 +65 C	IUI F VEIS	non, umess	Otherwi	se specilieu)
Parameter	Symbol	Condition		Rating	Unit	Measuring	
Farameter	Symbol	Condition	Min.		Max.	Offic	circuit
Common mode Input voltage	CMV _{IN}	V_{DD} = 1.8 to 3.6V	0.2	_	V _{DD} -1	V	
Input offset voltage	V_{CMPOF}	V_{DD} = 1.8 to 3.6V, Ta = 25°C	_		50	mV	
Response time	T _{CMP}	V_{DD} = 1.8 to 3.6V, Ta = 25°C	_		100	μs	1
Wake-up time	T_{CMPw}	Over drive = 100mV			3	ms	
Circuit current (during operation)	I _{CMP}	V _{DD} = 1.8 to 3.6V,Ta = 25°C		2	4	μА	

 $^{^{*2}}$: When using a crystal oscillator C_L = 6pF, there is a possibility that can not be adjusted by external C_{DL} and C_{GL} .




DC CHARACTERISTICS (1/6)

 $(V_{DD} = 1.1 \text{ to } 3.6\text{V}, V_{SS} = 0\text{V}, \text{Ta}=-20 \text{ to } +70^{\circ}\text{C}, \text{Ta}=-40 \text{ to } +85^{\circ}\text{C} \text{ for P version, unless otherwise specified})$

Parameter	Symbol		Condition		Rating		Unit	Measuring
- Farainetei	Symbol	C	ondition	Min.	Тур.	Max.	Offic	circuit
500kHz RC oscillation frequency	f _{RC}	V _{DD} = 1.3	Ta = 25°C	Typ. -10%	500	Typ. +10%	kHz	
	IRC	to 3.6V	Ta = −40 to +85°C	Typ. -35%	500	Typ. +35%	kHz	
PLL oscillation frequency*4	f _{PLL}		C = 32.768kHz = 1.8 to 3.6V	-2.5%	8.192	+2.5%	MHz	
Low-speed crystal oscillation start time*2	T _{XTL}		_		0.3	2	S	
500kHz RC oscillation start time	T _{RC}		_		50	500	μS	1
High-speed crystal oscillation start time*3	T _{XTH}	V _{DD} =	= 1.8 to 3.6V	_	2	20		
PLL oscillation start time	T _{PLL}	V _{DD} =	= 1.8 to 3.6V	_	1	10	ms	
Low-speed oscillation stop detect time ^{*1}	T _{STOP}		_	0.2	3	20		
Reset pulse width	P _{RST}		_		_	_		
Reset noise elimination pulse width	P _{NRST}		_	_	_	0.3	μS	
Power-on reset activation power rise time	T _{POR}		_	_	_	10	ms	

^{*1:} When low-speed crystal oscillation stops for a duration more than the low-speed oscillation stop detect time, the system is reset to shift to system reset mode.

^{*4: 1024} clock average.



Reset pulse width (PRST)



Power-on reset activation power rise time (TPOR)

 $^{^{*2}}$: Use 32.768KHz Crystal Oscillator C-001R (Epson Toyocom) with capacitance $C_{GL}/C_{DL} = 0 pF$.

 $[\]star^3$: Use 4.096MHz Crystal Oscillator CHC49SFWB (Kyocera).



DC CHARACTERISTICS (2/6)

(VDD = 1.1 to 3.6V, VSS = 0V, Ta=-20 to +70°C, Ta=-40 to +85°C for P version, unless otherwise specified)

Parameter	Symbol	Condition	n		Rating		Unit	Measuring
- arameter	Symbol	Condition	l I	Min.	Typ.	Max.	Offic	circuit
			LD2-0 = 0H		1.35			
			LD2-0 = 1H		1.4			
			LD2-0 = 2H		1.45			
			LD2-0 = 3H		1.5			
			LD2-0 = 4H		1.6			
			LD2-0 = 5H		1.7			
BLD threshold		V _{DD} = 1.35 to 3.6V	LD2-0 = 6H		1.8			
	V_{BLD}		LD2-0 = 7H	Тур.	1.9	Тур.	V	
voltage	V BLD		LD2-0 = 8H	-2%	2.0	+2%	V	
			LD2-0 = 9H		2.1			1
			LD2-0 = 0AH		2.2			
			LD2-0 = 0BH		2.3			
			LD2-0 = 0CH		2.4			
			LD2-0 = 0DH		2.5			
			LD2-0 = 0EH		2.7			
			LD2-0 = 0FH	1	2.9			
BLD threshold voltage temperature deviation	ΔV_BLD	V _{DD} = 1.35 to 3.6V			0.1	_	%/°C	

DC CHARACTERISTICS (ML610Q482) (3/6)

(V_{DD} = 1.1 to 3.6V, V_{SS} = 0V, Ta=-20 to +70°C, Ta=-40 to +85°C for P version, unless otherwise specified)

		$1103.6V, V_{SS} = 0V, 1a = -2010 + 70$	0, 1a- 40 to	100 0 10	Rating	on, unice		Measuring
Parameter	Symbol	Condition		Min.	Typ.	Max.	Unit	circuit
		CPU: In STOP state.	Ta = 25°C	_	0.2	0.5		
Supply current 1 IDD1		Low-speed/high-speed oscillation: stopped.		_		5	μА	
		CPU: In HALT state (LTBC,	Ta = 25°C	_	0.5	1.3		
Supply current 2 IDD2		WDT: Operating* ² * ⁴). High-speed oscillation: Stopped.	_			6	μА	
Supply current 3 IDD3		CPU: In 32.768kHz operating	Ta = 25°C	_	5	7		
	IDD3	state.*1*2 High-speed oscillation: Stopped.		_		12	μА	
Supply current 4	IDD4	CPU: In 500kHz CR operating	Ta = 25°C	_	70	85		1
Supply current 4	1004	state.	_	_		100	μА	
	1005	CPU: In 4.096MHz operating	Ta = 25°C	_	0.83	1		
Supply current 5 IDDs	IDD5	state* ² .PLL: In oscillating state. V _{DD} = 1.8 to 3.6V		_		1.2	mA	
		CPU: In 4.096MHz operating	Ta = 25°C	_	1.3	1.4		
Supply current 6	IDD6	state.Crystal/ceramic: In oscillating state. *2*3 V _{DD} = 3.0V	_		_	2.0	mA	

^{*1:} When the CPU operating rate is 100% (No HALT state).
*2: Use 32.768KHz Crystal Oscillator C-001R (Epson Toyocom) with capacitance C_{GL}/C_{DL}=0pF.

^{*3:} Use 4.096MHz Crystal Oscillator HC49SFWB (Kyocera).
*4: Significant bits of BLKCON0~BLKCON4 registers are all "1".



DC CHARACTERISTICS (ML610482) (4/6)
(V_{DD} = 1.1 to 3.6V, V_{SS} = 0V, Ta=-20 to +70°C, Ta=-40 to +85°C for P version, unless otherwise specified)

Parameter	Symbol	Condition			Rating		Unit	Measuring
Farameter	Symbol	Condition		Min.	Typ.	Max.	Offic	circuit
0 1 14	1004	CPU: In STOP state.	Ta = 25°C	_	0.2	0.5		
Supply current 1	IDD1	Low-speed/high-speed oscillation: stopped.	_	_	_	2.5	μΑ	
	IDDG	CPU: In HALT state (LTBC,	Ta = 25°C		0.5	1.3	.	
Supply current 2	IDD2	WDT: Operating* ² * ⁴). High-speed oscillation: Stopped.	_	_	_	3.5	μΑ	
	IDDO	CPU: In 32.768kHz operating	Ta = 25°C	_	3	5		
Supply current 3 IDD3	IDD3	state.* ¹ * ² High-speed oscillation: Stopped.	_	_	_	8	μΑ	
Supply current 4 IDI	IDD4	CPU: In 500kHz CR operating	Ta = 25°C	_	40	65	μΑ	1
	1004	state.				75		
		CPU: In 4.096MHz operating	Ta = 25°C		0.5	0.65	^	
Supply current 5	IDD5	state* ² .PLL: In oscillating state. V _{DD} = 1.8 to 3.6V	_	_	_	0.75	mA	
		CPU: In 4.096MHz operating	Ta = 25°C		0.9	1.1		
Supply current 6 IDD6		state.Crystal/ceramic: In oscillating state. *2*3 V _{DD} = 3.0V	_		_	1.3	mA	
		rate is 100% (No HALT state).						
_		scillator C-001R (Epson Toyocom) v	with capacitan	ce C _{GL} /C	$c_{DL} = 0 pF$.			
		scillator HC49SFWB (Kyocera).						
*⁻: Significant bits o	of BLKCO	N0~BLKCON4 registers are all "1".						



DC CHARACTERISTICS (5/6)
(V_{DD} = 1.1 to 3.6V, V_{SS} = 0V, Ta=-20 to +70°C, Ta=-40 to +85°C for P version, unless otherwise specified)

	$(V_{DD} = 1.1)$	to 3.6V, $V_{SS} = 0V$, Ta	40 to +85		version, u	inless oth		
Parameter	Symbol	Cond	ition	N 4:	Rating	N.4	Unit	Measuring circuit
				Min.	Тур.	Max.		Circuit
		IOH1 = -0.5mA, \	IOH1 = -0.5 mA, V_{DD} = 1.8 to 3.6V					
Output voltage 1 (P20, P21, P22,	VOH1	IOH1 = -0.1mA, \	V _{DD} -0.3	_	_			
P24/2 nd function is selected)		IOH1 = -0.03mA, V _{DD} = 1.1 to 3.6V		V _{DD} -0.3				
(P30–P35) (P40–P47)		IOL1 = +0.5mA, \	$I_{DD} = 1.8 \text{ to } 3.6 \text{V}$	_		0.5		
(PA0–PA7)	VOL1	IOL1 = +0.1mA, \	/ _{DD} = 1.3 to 3.6V			0.5	V	2
	VOLI	IOL1 = +0.03mA,	V_{DD} = 1.1 to 3.6V	_		0.3	•	_
Output voltage 2 (P20, P21, P22, P24/2 nd function is Not selected)	VOL2	IOL2 = +5mA, V	IOL2 = +5mA, V_{DD} = 1.8 to 3.6V IOL3 = +3mA, V_{DD} = 2.0 to 3.6V			0.5		
Output voltage 3 (P40, P41)	VOL3	IOL3 = +3mA, V (when I ² C mod		_		0.4		
Output leakage (P20, P21, P22, P24)	ЮОН	VOH = V _{DD} (in high	-impedance state)	_	_	1		
(P30–P35) (P40–P47) (PA0–PA7)*1	IOOL	VOL = V _{SS} (in high-	-1	_	_	μА	3	
	IIH1	VIH1 :	= V _{DD}	0		1		
Input current 1			V_{DD} = 1.8 to 3.6V	-600	-300	-20		
(RESET_N)	IIL1	VIL1 = V _{SS}	V_{DD} = 1.3 to 3.6V	-600	-300	-10		
			$V_{DD} = 1.1 \text{ to } 3.6 \text{V}$	-600	-300	-2		
			V_{DD} = 1.8 to 3.6V	20	300	600		
Input current 1	IIH1	$VIH1 = V_{DD}$	V_{DD} = 1.3 to 3.6V	10	300	600		
(TEST)			$V_{DD} = 1.1 \text{ to } 3.6 \text{V}$	2	300	600		
-	IIL1	VIL1	= V _{ss}	-1	_	_		
		VIH2 = V _{DD}	V_{DD} = 1.8 to 3.6V	2	30	200	μА	4
Input current 2	IIH2	(when pulled-down)	V_{DD} = 1.3 to 3.6V	0.2	30	200		
(NMI)		(Milon palica down)	V_{DD} = 1.1 to 3.6V	0.01	30	200		
(P00-P03)		VIL2 = V _{SS}	V_{DD} = 1.8 to 3.6V	-200	-30	-2		
(P10, P11)	IIL2	(when pulled-up)	V_{DD} = 1.3 to 3.6V	-200	-30	-0.2		
(P30–P35) (P40–P47)		(mion panea ap)	$V_{DD} = 1.1 \text{ to } 3.6 \text{V}$	-200	-30	-0.01		
(PA0–PA7)	IIH2Z	VIH2 = V _{DD} (in high	-impedance state)		_	1		
	IIL2Z	VIL2 = V _{SS} (in high	-impedance state)	-1		—		



DC CHARACTERISTICS (6/6)


 $(V_{DD} = 1.1 \text{ to } 3.6\text{V}, V_{SS} = 0\text{V}, \text{ Ta}=-20 \text{ to } +70^{\circ}\text{C}, \text{ Ta}=-40 \text{ to } +85^{\circ}\text{C} \text{ for P version, unless otherwise specified})$

	(VDD - 1.	$1 \text{ to } 3.6\text{V}, \text{ V}_{SS} = 0\text{V}, 1\text{a} = -20 \text{ to } +70 \text{ C}, 1\text{ a} = -20 \text{ to } +70 \text{ C}, 1\text{ A} = -20 \text{ to } +20 \text{ to } +20 \text{ to } +20 \text{ to } +20 to$	1111655 0111	· · · · ·				
Parameter	Symbol	Condition		Rating		Unit	Measuring	
, aramotor	Cymbol	Containen	Min.	Тур.	Max.	010	circuit	
(NMI) (P00–P03) (P10, P11) (P31–P35)	VIH1	$V_{DD} = 1.3 \text{ to } 3.6 \text{V}$	0.7 ×V _{DD}	_	V_{DD}			
	VIIII	V _{DD} = 1.1 to 3.6V	0.7 ×V _{DD}	_	V_{DD}		5	
		$V_{DD} = 1.3 \text{ to } 3.6 \text{V}$	0	_	0.3 $\times V_{DD}$	V		
	VIL1	V _{DD} = 1.1 to 3.6V	0		0.2 ×V _{DD}	V		
Input voltage 2	VIH2	_	0.7 ×V _{DD}	_	V_{DD}			
(P30, P44)	VIL2	IL2 —		_	0.3 $\times V_{DD}$			
Input pin capacitance (NMI) (P00–P03) (P10, P11) (P30–P35) (P40–P47) (PA0–PA7)	CIN	f = 10kHz V _{rms} = 50mV Ta = 25°C	_	_	5	pF		



MEASURING CIRCUITS


MEASURING CIRCUIT 1



 $\begin{array}{lll} C_{V}: & 1 \mu F \\ C_{L0}: & 1 \mu F \\ C_{L1}: & 0.1 \mu F \\ C_{X}: & 0.1 \mu F \\ C_{GH}: & 24 p F \\ C_{DH}: & 24 p F \\ 32.768 k Hz \ crystal: \\ C-001R \ (Epson \ Toyocom) \\ 4.096 M Hz \ crystal: \end{array}$

HC49SFWB (Kyocera)


MEASURING CIRCUIT 2



- (*1) Input logic circuit to determine the specified measuring conditions.
- (*2) Measured at the specified output pins.




MEASURING CIRCUIT 3




- *1: Input logic circuit to determine the specified measuring conditions.
- *2: Measured at the specified output pins.

MEASURING CIRCUIT 4



MEASURING CIRCUIT 5




*1: Input logic circuit to determine the specified measuring conditions.



AC CHARACTERISTICS (External Interrupt)

(V_{DD} = 1.1 to 3.6V, V_{SS} = 0V, Ta=-20 to +70°C, Ta=-40 to +85°C for P version, unless otherwise specified)

Parameter	Symbol	Condition		Unit			
raiailletei	Symbol	Condition	Min.	Тур.	Max.	Offic	
External interrupt disable period	T _{NUL}	Interrupt: Enabled (MIE = 1), CPU: NOP operation System clock: 32.768kHz	76.8	_	106.8	μS	




AC CHARACTERISTICS (UART)

 $(V_{DD}$ = 1.3 to 3.6V, V_{SS} = 0V, Ta=-20 to +70°C, Ta=-40 to +85°C for P version, unless otherwise specified)

Parameter	Symbol	Condition		Unit			
r ai ailletei	Symbol	Condition	Min.	Тур.	Max.	Offic	
Transmit baud rate	t _{TBRT}	_	_	BRT*1		S	
Receive baud rate	t _{RBRT}	_	BRT* ¹ -3%	BRT*1	BRT* ¹ +3%	s	

^{*1:} Baud rate period (including the error of the clock frequency selected) set with the UART0 baud rate register (UA0BRTL,H) and the UART0 mode register 0 (UA0MOD0).



^{*:} Indicates the secondary function of the port.




AC CHARACTERISTICS (Synchronous Serial Port)

 $(V_{DD} = 1.3 \text{ to } 3.6 \text{V}, V_{SS} = 0 \text{V}, \text{ Ta} = -20 \text{ to } +70 ^{\circ}\text{C}, \text{ Ta} = -40 \text{ to } +85 ^{\circ}\text{C} \text{ for P version, unless otherwise specified})$

		Condition					
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
SCLK input cycle (slave mode)	t _{scyc}	When RC oscillation is active $*^2$ (V _{DD} = 1.3 to 3.6V)	10	_	_	μS	
	USCYC	When high-speed oscillation is active $*^3(V_{DD} = 1.8 \text{ to } 3.6\text{V})$	1	_	_	μS	
SCLK output cycle (master mode)	tscyc	_	_	SCLK*1	_	s	
SCLK input pulse width	4	When RC oscillation is active $*^2$ (V _{DD} = 1.3 to 3.6V)	4	_	_	μS	
(slave mode)	tsw	When high-speed oscillation is active *3(V _{DD} = 1.8 to 3.6V)	0.4	_	_	μS	
SCLK output pulse width (master mode)	t _{SW}	_	SCLK* ¹ ×0.4	SCLK* ¹ ×0.5	SCLK* ¹ ×0.6	s	
SOUT output delay time (slave mode)		When RC oscillation is active *2 (V _{DD} = 1.3 to 3.6V)	_	_	500	200	
	t _{SD}	When high-speed oscillation is active $*^3(V_{DD} = 1.8 \text{ to } 3.6V)$			240	ns	
SOUT output delay time (master mode)	+	When RC oscillation is active $*^2$ (V _{DD} = 1.3 to 3.6V)	_	_	500		
	t _{SD}	When high-speed oscillation is active $*^3(V_{DD} = 1.8 \text{ to } 3.6V)$			240	ns	
SIN input setup time (slave mode)	t _{SS}	_	80	_	_	ns	
SIN input setup time (master mode)	_	When RC oscillation is active $*^2$ (V _{DD} = 1.3 to 3.6V)	500	_	_		
	t _{ss}	When high-speed oscillation is active *3(V _{DD} = 1.8 to 3.6V)	240	_	_	ns	
SIN input hold time	_	When RC oscillation is active *2 (V _{DD} = 1.3 to 3.6V)	300 —		_		
	t _{sн}	When high-speed oscillation is active *3(V _{DD} = 1.8 to 3.6V)	80	_	_	ns	

^{*3:} When Crystal/ceramic oscillation, built-in PLL oscillation, or external clock input is selected with OSCM1-0 of the frequency control register (FCON0)



^{*:} Indicates the secondary function of the port.

^{*1:} Clock period selected with S0CK3–0 of the serial port 0 mode register (SIO0MOD1)
*2: When RC oscillation is selected with OSCM1–0 of the frequency control register (FCON0)



AC CHARACTERISTICS (I²C Bus Interface: Standard Mode 100kbit/s)


 $(V_{DD} = 1.8 \text{ to } 3.6 \text{V}, V_{SS} = 0 \text{V}, \text{ Ta} = -20 \text{ to } +70 ^{\circ}\text{C}, \text{ Ta} = -40 \text{ to } +85 ^{\circ}\text{C} \text{ for P version, unless otherwise specified})$

Parameter	Cumbal	Condition		Unit			
Farameter	Symbol	Condition	Min.	Тур.	Max.	UTIIL	
SCL clock frequency	f _{SCL}	_	0	_	100	kHz	
SCL hold time (start/restart condition)	t _{HD:STA}	_	4.0			μS	
SCL "L" level time	t_{LOW}		4.7			μS	
SCL "H" level time	t _{HIGH}		4.0		_	μS	
SCL setup time (restart condition)	t _{SU:STA}	_	4.7		_	μS	
SDA hold time	t _{HD:DAT}		0			μS	
SDA setup time	t _{SU:DAT}		0.25			μS	
SDA setup time (stop condition)	t _{su:sto}	_	4.0	_	_	μS	
Bus-free time	t _{BUF}		4.7	_	_	μS	

AC CHARACTERISTICS (I²C Bus Interface: Fast Mode 400kbit/s)

 $(V_{DD}$ = 1.8 to 3.6V, V_{SS} = 0V, Ta=-20 to +70°C, Ta=-40 to +85°C for P version, unless otherwise specified)

(VDD 1.0 to 0.0		•		Rating			
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	
SCL clock frequency	f _{SCL}	_	0	_	400	kHz	
SCL hold time (start/restart condition)	t _{HD:STA}	_	0.6	_	_	μS	
SCL "L" level time	t _{LOW}	_	1.3		_	μS	
SCL "H" level time	t _{HIGH}	_	0.6			μS	
SCL setup time (restart condition)	t _{SU:STA}	_	0.6	_		μS	
SDA hold time	t _{HD:DAT}	_	0			μS	
SDA setup time	t _{SU:DAT}	_	0.1		_	μS	
SDA setup time (stop condition)	t _{su:sto}	_	0.6	_		μS	
Bus-free time	t _{BUE}		1.3			นร	






AC CHARACTERISTICS (RC Oscillation A/D Converter)

 $(V_{DD} = 1.3 \text{ to } 3.6 \text{V} \cdot V_{SS} = 0 \text{V} \cdot \text{Ta} = -20 \text{ to } +70 ^{\circ}\text{C} \cdot \text{Ta} = -40 \text{ to } +85 ^{\circ}\text{C} \cdot \text{for P version, unless otherwise specified})$

(VDD = 1.3 to 3.0V, VSS = 0V, Ta=-20 to +70 C, Ta=-40 to +63 C for P version, unless otherwise specified)							
Parameter	Symbol	Condition	Rating			Unit	
	2,2	30.14.14.51.1	Min.	Тур.	Max.		
	RS0, RS1,						
Resistors for oscillation	RT0,	CS0, CT0, CS1 ≥ 740pF	1		_	kΩ	
	RT0-1,RT1						
Oscillation frequency	f _{OSC1}	Resistor for oscillation = $1k\Omega$	209.4	330.6	435.1	kHz	
Oscillation frequency VDD = 1.5V	f _{OSC2}	Resistor for oscillation = $10k\Omega$	41.29	55.27	64.16	kHz	
	f _{OSC3}	Resistor for oscillation = $100k\Omega$	4.71	5.97	7.06	kHz	
RS to RT oscillation frequency ratio *1 VDD = 1.5V	Kf1	RT0, RT0-1, RT1 = 1kHz	5.567	5.982	6.225	_	
	Kf2	RT0, RT0-1, RT1 = 10kHz	0.99	1	1.01		
	Kf3	RT0, RT0-1, RT1 = 100kHz	0.104	0.108	0.118		
Oscillation frequency VDD = 3.0V	f _{OSC1}	Resistor for oscillation = $1k\Omega$	407.3	486.7	594.6	kHz	
	f _{OSC2}	Resistor for oscillation = $10k\Omega$	49.76	59.28	72.76	kHz	
	f _{OSC3}	Resistor for oscillation = $100k\Omega$	5.04	5.993	7.04	kHz	
RS to RT oscillation frequency ratio *1 VDD = 3.0V	Kf1	RT0, RT0-1, RT1 = 1kHz	8.006	8.210	8.416		
	Kf2	RT0, RT0-1, RT1 = 10kHz	0.99	1	1.01		
	Kf3	RT0, RT0-1, RT1 = 100kHz	0.100	0.108	0.115	_	

^{*1:} Kfx is the ratio of the oscillation frequency by the sensor resistor to the oscillation frequency by the reference resistor on the same conditions.




Note:

- Please have the shortest layout for the common node (wiring patterns which are connected to the external capacitors, resistors and IN0/IN1 pin), including CVR0/CVR1. Especially, do not have long wire between IN0/IN1 and RS0/RS1. The coupling capacitance on the wires may occur incorrect A/D conversion. Also, please do not have signals which may be a source of noise around the node.
- When RT0/RT1 (Thermistor and etc.) requires long wiring due to the restricted placement, please have VSS(GND) trace next to the signal.
- Please make wiring to components (capacitor, resisteor and etc.) necessory for objective measurement. Wiring to reserved components may affect to the A/D conversion operation by noise the components itself may have.



PACKAGE DIMENSIONS

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact our responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).



REVISION HISTORY

		Page						
Document No.	Date	Previous	Current	Description				
		Edition	Edition					
FEDL610Q482P-01	Dec.9, 2009	_	ı	Formally edition 1				
		All	All	Change header and footer				
			1,3,4,5,6,					
	May.9,2014	1,3,4,5,6,	7,,8,9,10,					
		7,9,12,14	11,13,16,					
		,1516,17,	1718,19,	Add ML610Q482, ML610482 and ML610482P				
		18,21,22,	20,21,22,					
FFDI 6400492 02		23,24	23,26,27,					
FEDL610Q482-02			28,29					
		3 4	4	Change from "Shipment" to " Product name – Supported				
				4	4	4	4	4
		-	18					
		18	19	Change "RESET" to "Reset pulse width (PRST)" and "				
				Power-on reset activation power rise time (TPOR)".				
		29	30	Update Package Dimensions				



NOTES

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2009-2014 LAPIS Semiconductor Co., Ltd.