

---

# ML610421/ML610422

---

8-bit Microcontroller with a Built-in LCD driver

---

## GENERAL DESCRIPTION

This LSI is a high-performance 8-bit CMOS microcontroller into which rich peripheral circuits, such as synchronous serial port, UART, I<sup>2</sup>C bus interface (master), melody driver, battery level detect circuit, RC oscillation type A/D converter, 12-bit successive approximation type A/D converter, and LCD driver, are incorporated around 8-bit CPU nX-U8/100.

The CPU nX-U8/100 is capable of efficient instruction execution in 1-instruction 1-clock mode by 3-stage pipe line architecture parallel processing. This LSI operates in both high/low-speed mode and power-saving mode, it is most suitable for battery operated products.

For industrial use, ML610421P/ML610422P with the extended operating ambient temperature ranging from -40°C to 85°C are available.

## FEATURES

- CPU
  - 8-bit RISC CPU (CPU name: nX-U8/100)
  - Instruction system: 16-bit instructions
  - Instruction set: Transfer, arithmetic operations, comparison, logic operations, multiplication/division, bit manipulations, bit logic operations, jump, conditional jump, call return stack manipulations, arithmetic shift, and so on
  - Minimum instruction execution time
    - 30.5 μs (@32.768 kHz system clock)
    - 0.24 4μs (@4.096 MHz system clock)
- Internal memory
  - Internal 32KByte mask ROM (16K×16 bits) (including unusable 1KByte TEST area)
  - Internal 1KByte Data RAM (1024×8 bits), 1KByte Display Allocation RAM (1024 x 8bit)
  - Internal 100Byte RAM for display
- Interrupt controller
  - 2 non-maskable interrupt sources (Internal source: 1, External source: 1)
  - 20 maskable interrupt sources (Internal sources: 16, External sources: 4)
- Time base counter
  - Low-speed time base counter ×1 channel
    - Frequency compensation (Compensation range: Approx. -488ppm to +488ppm. Compensation accuracy: Approx. 0.48ppm)
  - High-speed time base counter ×1 channel
- Watchdog timer
  - Non-maskable interrupt and reset
  - Free running
  - Overflow period: 4 types selectable (125ms, 500ms, 2s, and 8s)
- Timers
  - 8 bits × 4 channels (Timer0-3: 16-bit x 2 configuration available by using Timer0-1 or Timer2-3)
  - Clock frequency measurement mode (in one channel of 16-bit configuration using Timer2-3)

- 1 kHz timer
  - 10 Hz/1 Hz interrupt function
- Capture
  - Time base capture × 2 channels (4096 Hz to 32 Hz)
- PWM
  - Resolution 16 bits × 1 channel
- Synchronous serial port
  - Master/slave selectable
  - LSB first/MSB first selectable
  - 8-bit length/16-bit length selectable
- UART
  - TXD/RXD × 1 channel
  - Bit length, parity/no parity, odd parity/even parity, 1 stop bit/2 stop bits
  - Positive logic/negative logic selectable
  - Built-in baud rate generator
- I<sup>2</sup>C bus interface
  - Master function only
  - Fast mode (400 kbps@4MHz), standard mode (100 kbps@1MHz, 50kbps@500kHz)
- Melody driver
  - Scale: 29 types (Melody sound frequency: 508 Hz to 32.768 kHz)
  - Tone length: 63 types
  - Tempo: 15 types
  - Buzzer output mode (4 output modes, 8 frequencies, 16 duty levels)
- RC oscillation type A/D converter
  - 24-bit counter
  - Time division × 2 channels
- Successive approximation type A/D converter
  - 12-bit A/D converter
  - Input × 2 channels
- General-purpose ports
  - Non-maskable interrupt input port × 1 channel
  - Input-only port × 6 channels (including secondary functions)
  - Output-only port × 3 channels (including secondary functions)
  - Input/output port
    - ML610421: 22 channels (including secondary functions)
    - ML610422: 14 channels (including secondary functions)

- LCD driver
  - Dot matrix can be supported.
    - ML610421: 400 dots max. (50 seg × 8 com), 1/1 to 1/8 duty
    - ML610422: 800 dots max. (50 seg × 16 com) , 1/1 to 1/16 duty
  - 1/3 or 1/4 bias (built-in bias generation circuit)
  - Frame frequency selectable (approx. 64 Hz, 73 Hz, 85 Hz, and 102 Hz)
  - Bias voltage multiplying clock selectable (8 types)
  - Contrast adjustment (1/3 bias: 32 steps, 1/4 bias: 20 steps)
  - LCD drive stop mode, LCD display mode, all LCDs on mode, and all LCDs off mode selectable
  - Programmable display allocation function (available only when 1/1~1/8 duty is selected)
- Reset
  - Reset through the RESET\_N pin
  - Power-on reset generation when powered on
  - Reset when oscillation stop of the low-speed clock is detected (ML610421B/ML610422B does not have this function)
  - Reset by the watchdog timer (WDT) overflow
- Power supply voltage detect function
  - Judgment voltages: One of 16 levels
  - Judgment accuracy: ±2% (Typ.)
- Clock
  - Low-speed clock: (This LSI can not guarantee the operation without low-speed clock)
    - Crystal oscillation (32.768 kHz)
  - High-speed clock:
    - Built-in RC oscillation (500 kHz)
    - Built-in PLL oscillation (8.192 MHz ±2.5%), crystal/ceramic oscillation (4.096 MHz), external clock
  - Selection of high-speed clock mode by software:
    - Built-in RC oscillation, built-in PLL oscillation, crystal/ceramic oscillation, external clock
- Power management
  - HALT mode: Instruction execution by CPU is suspended (peripheral circuits are in operating states).
  - STOP mode: Stop of low-speed oscillation and high-speed oscillation (Operations of CPU and peripheral circuits are stopped.)
  - Clock gear: The frequency of high-speed system clock can be changed by software (1/1, 1/2, 1/4, or 1/8 of the oscillation clock)
  - Block Control Function: Power down (reset registers and stop clock supply) the circuits of unused peripherals.

- Shipment
    - Chip
      - ML610421-xxxWA
      - ML610422-xxxWA
      - ML610421P-xxxWA
      - ML610422P-xxxWA
      - ML610421B-xxxWA
      - ML610422B-xxxWA
    - 120-pin plastic TQFP
      - ML610421-xxxTBZ03A
      - ML610422-xxxTBZ03A
      - ML610421P-xxxTBZ03A
      - ML610422P-xxxTBZ03A
      - ML610421B-xxxTBZ03A
      - ML610422B-xxxTBZ03A
  - xxx: ROM code number
  - P: Wide range temperature version
  - B: Low-speed clock oscillation stop detection reset un-carrying version
- 
- Guaranteed operating range
    - Operating temperature:  $-20^{\circ}\text{C}$  to  $70^{\circ}\text{C}$  (P version:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )
    - Operating voltage:  $V_{\text{DD}} = 1.1\text{V}$  to  $3.6\text{V}$ ,  $AV_{\text{DD}} = 2.2\text{V}$  to  $3.6\text{V}$

**BLOCK DIAGRAM**  
**ML610421 Block Diagram**

Figure 1 show the block diagram of the ML610421.  
"\*" indicates the secondary function of each port.





Figure 1 ML610421 Block Diagram

**ML610422 Block Diagram**


Figure 2 show the block diagram of the ML610422.  
 "\*" indicates the secondary function of each port.



**Figure 2 ML610422 Block Diagram**



ML610422 TQFP120 Pin Layout




Note:  
The assignment of the pads P30 to P35 are not in order.

Figure 4 ML610422 TQFP120 Pin Configuration



**ML610421 Chip Pin Layout & Dimension**




Note:

The assignment of the pads P30 to P35 are not in order.

Chip size: 2.80 mm × 2.86 mm  
 PAD count: 115 pins  
 Minimum PAD pitch: 80 μm  
 PAD aperture: 70 μm × 70 μm  
 Chip thickness: 350 μm  
 Voltage of the rear side of chip: V<sub>SS</sub> level

**Figure 5 ML610421 Chip Layout & Dimension**

ML610422 Chip Pin Layout & Dimension



Note:

The assignment of the pads P30 to P35 are not in order.

Chip size:	2.80 mm × 2.86 mm
PAD count:	115 pins
Minimum PAD pitch:	80 μm
PAD aperture:	70 μm × 70 μm
Chip thickness:	350 μm
Voltage of the rear side of chip:	V <sub>SS</sub> level

Figure 6 ML610422 Chip Layout & Dimension

## ML610421 Pad Coordinates

Table 1 ML610421 Pad Coordinates

Chip Center: X=0,Y=0

PAD No.	Pad Name	X (μm)	Y (μm)	PAD No.	Pad Name	X (μm)	Y (μm)	PAD No.	Pad Name	X (μm)	Y (μm)
1	RESET_N	-1090	-1324	51	SEG12	1294	630	101	PA4	-1294	60
2	P42	-1010	-1324	52	SEG13	1294	710	102	PA5	-1294	-20
3	P43	-930	-1324	53	SEG14	1294	790	103	PA6	-1294	-100
4	P44	-850	-1324	54	SEG15	1294	870	104	PA7	-1294	-180
5	P45	-770	-1324	55	SEG16	1294	950	105	P20	-1294	-270
6	P46	-690	-1324	56	SEG17	1294	1030	106	P21	-1294	-350
7	P47	-610	-1324	57	SEG18	1294	1110	107	P22	-1294	-430
8	P30	-530	-1324	58	SEG19	1160	1324	108	P40	-1294	-510
9	P31	-450	-1324	59	SEG20	1080	1324	109	P41	-1294	-590
10	P34	-370	-1324	60	SEG21	1000	1324	110	Vss	-1294	-670
11	P32	-290	-1324	61	SEG22	920	1324	111	AVss	-1294	-750
12	P33	-210	-1324	62	SEG23	840	1324	112	VREF	-1294	-830
13	P35	-130	-1324	63	SEG24	760	1324	113	AIN0	-1294	-910
14	TEST	-50	-1324	64	SEG25	680	1324	114	AIN1	-1294	-1082
15	VDD	30	-1324	65	SEG26	600	1324	115	AVDD	-1294	-1162
16	VDDL	110	-1324	66	SEG27	520	1324				
17	Vss	190	-1324	67	SEG28	440	1324				
18	VDDX	270	-1324	68	SEG29	360	1324				
19	XT0	350	-1324	69	SEG30	280	1324				
20	XT1	510	-1324	70	SEG31	200	1324				
21	Vss	590	-1324	71	SEG32	120	1324				
22	NMI	670	-1324	72	SEG33	40	1324				
23	VL1	750	-1324	73	SEG34	-40	1324				
24	VL2	830	-1324	74	SEG35	-120	1324				
25	VL3	910	-1324	75	SEG36	-200	1324				
26	VL4	990	-1324	76	SEG37	-280	1324				
27	C1	1070	-1324	77	SEG38	-360	1324				
28	C2	1150	-1324	78	SEG39	-440	1324				
29	C3	1294	-1220	79	SEG40	-520	1324				
30	C4	1294	-1140	80	SEG41	-600	1324				
31	P00	1294	-1050	81	SEG42	-680	1324				
32	P01	1294	-970	82	SEG43	-760	1324				
33	P02	1294	-890	83	SEG44	-840	1324				
34	P03	1294	-810	84	SEG45	-920	1324				
35	Vss	1294	-730	85	SEG46	-1000	1324				
36	P10	1294	-650	86	SEG47	-1080	1324				
37	P11	1294	-490	87	SEG48	-1160	1324				
38	VDD	1294	-410	88	SEG49	-1294	1110				
39	SEG0	1294	-330	89	COM0	-1294	1030				
40	SEG1	1294	-250	90	COM1	-1294	950				
41	SEG2	1294	-170	91	COM2	-1294	870				
42	SEG3	1294	-90	92	COM3	-1294	790				
43	SEG4	1294	-10	93	COM4	-1294	710				
44	SEG5	1294	70	94	COM5	-1294	630				
45	SEG6	1294	150	95	COM6	-1294	550				
46	SEG7	1294	230	96	COM7	-1294	470				
47	SEG8	1294	310	97	PA0	-1294	380				
48	SEG9	1294	390	98	PA1	-1294	300				
49	SEG10	1294	470	99	PA2	-1294	220				
50	SEG11	1294	550	100	PA3	-1294	140				

## ML610422 Pad Coordinates

Table 2 ML610422 Pad Coordinates

Chip Center: X=0,Y=0

PAD No.	Pad Name	X (μm)	Y (μm)	PAD No.	Pad Name	X (μm)	Y (μm)	PAD No.	Pad Name	X (μm)	Y (μm)
1	RESET_N	-1090	-1324	51	SEG12	1294	630	101	COM12	-1294	60
2	P42	-1010	-1324	52	SEG13	1294	710	102	COM13	-1294	-20
3	P43	-930	-1324	53	SEG14	1294	790	103	COM14	-1294	-100
4	P44	-850	-1324	54	SEG15	1294	870	104	COM15	-1294	-180
5	P45	-770	-1324	55	SEG16	1294	950	105	P20	-1294	-270
6	P46	-690	-1324	56	SEG17	1294	1030	106	P21	-1294	-350
7	P47	-610	-1324	57	SEG18	1294	1110	107	P22	-1294	-430
8	P30	-530	-1324	58	SEG19	1160	1324	108	P40	-1294	-510
9	P31	-450	-1324	59	SEG20	1080	1324	109	P41	-1294	-590
10	P34	-370	-1324	60	SEG21	1000	1324	110	Vss	-1294	-670
11	P32	-290	-1324	61	SEG22	920	1324	111	AVss	-1294	-750
12	P33	-210	-1324	62	SEG23	840	1324	112	VREF	-1294	-830
13	P35	-130	-1324	63	SEG24	760	1324	113	AIN0	-1294	-910
14	TEST	-50	-1324	64	SEG25	680	1324	114	AIN1	-1294	-1082
15	VDD	30	-1324	65	SEG26	600	1324	115	AVDD	-1294	-1162
16	VDDL	110	-1324	66	SEG27	520	1324				
17	Vss	190	-1324	67	SEG28	440	1324				
18	VDDX	270	-1324	68	SEG29	360	1324				
19	XT0	350	-1324	69	SEG30	280	1324				
20	XT1	510	-1324	70	SEG31	200	1324				
21	Vss	590	-1324	71	SEG32	120	1324				
22	NMI	670	-1324	72	SEG33	40	1324				
23	VL1	750	-1324	73	SEG34	-40	1324				
24	VL2	830	-1324	74	SEG35	-120	1324				
25	VL3	910	-1324	75	SEG36	-200	1324				
26	VL4	990	-1324	76	SEG37	-280	1324				
27	C1	1070	-1324	77	SEG38	-360	1324				
28	C2	1150	-1324	78	SEG39	-440	1324				
29	C3	1294	-1220	79	SEG40	-520	1324				
30	C4	1294	-1140	80	SEG41	-600	1324				
31	P00	1294	-1050	81	SEG42	-680	1324				
32	P01	1294	-970	82	SEG43	-760	1324				
33	P02	1294	-890	83	SEG44	-840	1324				
34	P03	1294	-810	84	SEG45	-920	1324				
35	Vss	1294	-730	85	SEG46	-1000	1324				
36	P10	1294	-650	86	SEG47	-1080	1324				
37	P11	1294	-490	87	SEG48	-1160	1324				
38	VDD	1294	-410	88	SEG49	-1294	1110				
39	SEG0	1294	-330	89	COM0	-1294	1030				
40	SEG1	1294	-250	90	COM1	-1294	950				
41	SEG2	1294	-170	91	COM2	-1294	870				
42	SEG3	1294	-90	92	COM3	-1294	790				
43	SEG4	1294	-10	93	COM4	-1294	710				
44	SEG5	1294	70	94	COM5	-1294	630				
45	SEG6	1294	150	95	COM6	-1294	550				
46	SEG7	1294	230	96	COM7	-1294	470				
47	SEG8	1294	310	97	COM8	-1294	380				
48	SEG9	1294	390	98	COM9	-1294	300				
49	SEG10	1294	470	99	COM10	-1294	220				
50	SEG11	1294	550	100	COM11	-1294	140				

## PIN LIST

PAD No.		Primary function			Secondary function			Tertiary function		
422	421	Pin name	I/O	Function	Pin name	I/O	Function	Pin name	I/O	Function
17,21, 35,110	17,21, 35,110	V <sub>SS</sub>	—	Negative power supply pin	—	—	—	—	—	—
15,38	15,38	V <sub>DD</sub>	—	Positive power supply pin	—	—	—	—	—	—
16	16	V <sub>DDL</sub>	—	Power supply pin for internal logic (internally generated)	—	—	—	—	—	—
18	18	V <sub>DDX</sub>	—	Power supply pin for low-speed oscillation (internally generated)	—	—	—	—	—	—
111	111	AV <sub>SS</sub>	—	Negative power supply pin for successive approximation type ADC	—	—	—	—	—	—
115	115	AV <sub>DD</sub>	—	Positive power supply pin for successive approximation type ADC	—	—	—	—	—	—
23	23	V <sub>L1</sub>	—	Power supply pin for LCD bias (internally generated)	—	—	—	—	—	—
24	24	V <sub>L2</sub>	—	Power supply pin for LCD bias (internally generated)	—	—	—	—	—	—
25	25	V <sub>L3</sub>	—	Power supply pin for LCD bias (internally generated)	—	—	—	—	—	—
26	26	V <sub>L4</sub>	—	Power supply pin for LCD bias (internally generated)	—	—	—	—	—	—
27	27	C1	—	Capacitor connection pin for LCD bias generation	—	—	—	—	—	—
28	28	C2	—	Capacitor connection pin for LCD bias generation	—	—	—	—	—	—
29	29	C3	—	Capacitor connection pin for LCD bias generation	—	—	—	—	—	—
30	30	C4	—	Capacitor connection pin for LCD bias generation	—	—	—	—	—	—
14	14	TEST	I	Input pin for testing	—	—	—	—	—	—
1	1	RESET_N	I	Reset input pin	—	—	—	—	—	—
19	19	XT0	I	Low-speed clock oscillation pin	—	—	—	—	—	—
20	20	XT1	O	Low-speed clock oscillation pin	—	—	—	—	—	—
112	112	V <sub>REF</sub>	—	Reference power supply pin for successive approximation type ADC	—	—	—	—	—	—

PAD No.		Primary function			Secondary function			Tertiary function		
422	421	Pin name	I/O	Function	Pin name	I/O	Function	Pin name	I/O	Function
113	113	AIN0	I	Successive approximation type ADC input	—	—	—	—	—	—
114	114	AIN1	I	Successive approximation type ADC input	—	—	—	—	—	—
22	22	NMI	I	Non-maskable interrupt pin	—	—	—	—	—	—
31	31	P00/EXI0/CAP0	I	Input port, External interrupt 0, Capture 0 input	—	—	—	—	—	—
32	32	P01/EXI1/CAP1	I	Input port, External interrupt 1, Capture 1 input	—	—	—	—	—	—
33	33	P02/EXI2/RXD0	I	Input port, External interrupt 2, UART0 receive	—	—	—	—	—	—
34	34	P03/EXI3	I	Input port, External interrupt 3	—	—	—	—	—	—
36	36	P10	I	Input port	OSC0	I	High-speed oscillation	—	—	—
37	37	P11	I	Input port	OSC1	O	High-speed oscillation	—	—	—
105	105	P20/LED0	O	Output port	LSCLK	O	Low-speed clock output	—	—	—
106	106	P21/LED1	O	Output port	OUTCLK	O	High-speed clock output	—	—	—
107	107	P22/LED2	O	Output port	MD0	O	Melody output	—	—	—
8	8	P30	I/O	Input/output port	IN0	I	RC type ADC0 oscillation input pin	—	—	—
9	9	P31	I/O	Input/output port	CS0	O	RC type ADC0 reference capacitor connection pin	—	—	—
10	10	P34	I/O	Input/output port	RCT0	O	RC type ADC0 resistor/capacitor sensor connection pin	PWM0	O	PWM output
11	11	P32	I/O	Input/output port	RS0	O	RC type ADC0 reference resistor connection pin	—	—	—
12	12	P33	I/O	Input/output port	RT0	O	RC type ADC0 resistor sensor connection pin	—	—	—
13	13	P35	I/O	Input/output port	RCM	O	RC type ADC oscillation monitor	—	—	—
108	108	P40	I/O	Input/output port	SDA	I/O	I <sup>2</sup> C data input/output	SIN0	I	SSIO data input
109	109	P41	I/O	Input/output port	SCL	I/O	I <sup>2</sup> C clock input/output	SCK0	I/O	SSIO synchronous clock
2	2	P42	I/O	Input/output port	RXD0	I	UART data input	SOUT0	I	SSIO data output
3	3	P43	I/O	Input/output port	TXD0	O	UART data output	PWM0	O	PWM output
4	4	P44/T02 P0CK	I/O	Input/output port, Timer 0/Timer 2/PWM0 external clock input	IN1	I	RC type ADC1 oscillation input pin	SIN0	I	SSIO0 data input
5	5	P45/T13 P1CK	I/O	Input/output port, Timer 1/Timer 3 external clock input	CS1	O	RC type ADC1 reference capacitor connection pin	SCK0	I/O	SSIO0 synchronous clock
6	6	P46	I/O	Input/output port	RS1	O	RC type ADC1 reference resistor connection pin	SOUT0	O	SSIO0 data output
7	7	P47	I/O	Input/output port	RT1	O	RC type ADC1 resistor sensor connection pin	—	—	—
—	97	PA0	I/O	Input/output port	—	—	—	—	—	—
—	98	PA1	I/O	Input/output port	—	—	—	—	—	—
—	99	PA2	I/O	Input/output port	—	—	—	—	—	—
—	100	PA3	I/O	Input/output port	—	—	—	—	—	—
—	101	PA4	I/O	Input/output port	—	—	—	—	—	—

PAD No.		Primary function			Secondary function			Tertiary function		
422	421	Pin name	I/O	Function	Pin name	I/O	Function	Pin name	I/O	Function
—	102	PA5	I/O	Input/output port	—	—	—	—	—	—
—	103	PA6	I/O	Input/output port	—	—	—	—	—	—
—	104	PA7	I/O	Input/output port	—	—	—	—	—	—
89	89	COM0	O	LCD common pin	—	—	—	—	—	—
90	90	COM1	O	LCD common pin	—	—	—	—	—	—
91	91	COM2	O	LCD common pin	—	—	—	—	—	—
92	92	COM3	O	LCD common pin	—	—	—	—	—	—
93	93	COM4	O	LCD common pin	—	—	—	—	—	—
94	94	COM5	O	LCD common pin	—	—	—	—	—	—
95	95	COM6	O	LCD common pin	—	—	—	—	—	—
96	96	COM7	O	LCD common pin	—	—	—	—	—	—
97	—	COM8	O	LCD common pin	—	—	—	—	—	—
98	—	COM9	O	LCD common pin	—	—	—	—	—	—
99	—	COM10	O	LCD common pin	—	—	—	—	—	—
100	—	COM11	O	LCD common pin	—	—	—	—	—	—
101	—	COM12	O	LCD common pin	—	—	—	—	—	—
102	—	COM13	O	LCD common pin	—	—	—	—	—	—
103	—	COM14	O	LCD common pin	—	—	—	—	—	—
104	—	COM15	O	LCD common pin	—	—	—	—	—	—
39	39	SEG0	O	LCD segment pin	—	—	—	—	—	—
40	40	SEG1	O	LCD segment pin	—	—	—	—	—	—
41	41	SEG2	O	LCD segment pin	—	—	—	—	—	—
42	42	SEG3	O	LCD segment pin	—	—	—	—	—	—
43	43	SEG4	O	LCD segment pin	—	—	—	—	—	—
44	44	SEG5	O	LCD segment pin	—	—	—	—	—	—
45	45	SEG6	O	LCD segment pin	—	—	—	—	—	—
46	46	SEG7	O	LCD segment pin	—	—	—	—	—	—
47	47	SEG8	O	LCD segment pin	—	—	—	—	—	—
48	48	SEG9	O	LCD segment pin	—	—	—	—	—	—
49	49	SEG10	O	LCD segment pin	—	—	—	—	—	—
50	50	SEG11	O	LCD segment pin	—	—	—	—	—	—
51	51	SEG12	O	LCD segment pin	—	—	—	—	—	—
52	52	SEG13	O	LCD segment pin	—	—	—	—	—	—
53	53	SEG14	O	LCD segment pin	—	—	—	—	—	—
54	54	SEG15	O	LCD segment pin	—	—	—	—	—	—
55	55	SEG16	O	LCD segment pin	—	—	—	—	—	—
56	56	SEG17	O	LCD segment pin	—	—	—	—	—	—
57	57	SEG18	O	LCD segment pin	—	—	—	—	—	—
58	58	SEG19	O	LCD segment pin	—	—	—	—	—	—
59	59	SEG20	O	LCD segment pin	—	—	—	—	—	—
60	60	SEG21	O	LCD segment pin	—	—	—	—	—	—
61	61	SEG22	O	LCD segment pin	—	—	—	—	—	—
62	62	SEG23	O	LCD segment pin	—	—	—	—	—	—
63	63	SEG24	O	LCD segment pin	—	—	—	—	—	—
64	64	SEG25	O	LCD segment pin	—	—	—	—	—	—
65	65	SEG26	O	LCD segment pin	—	—	—	—	—	—
66	66	SEG27	O	LCD segment pin	—	—	—	—	—	—
67	67	SEG28	O	LCD segment pin	—	—	—	—	—	—
68	68	SEG29	O	LCD segment pin	—	—	—	—	—	—
69	69	SEG30	O	LCD segment pin	—	—	—	—	—	—
70	70	SEG31	O	LCD segment pin	—	—	—	—	—	—
71	71	SEG32	O	LCD segment pin	—	—	—	—	—	—
72	72	SEG33	O	LCD segment pin	—	—	—	—	—	—

PAD No.		Primary function			Secondary function			Tertiary function		
422	421	Pin name	I/O	Function	Pin name	I/O	Function	Pin name	I/O	Function
73	73	SEG34	O	LCD segment pin	—	—	—	—	—	—
74	74	SEG35	O	LCD segment pin	—	—	—	—	—	—
75	75	SEG36	O	LCD segment pin	—	—	—	—	—	—
76	76	SEG37	O	LCD segment pin	—	—	—	—	—	—
77	77	SEG38	O	LCD segment pin	—	—	—	—	—	—
78	78	SEG39	O	LCD segment pin	—	—	—	—	—	—
79	79	SEG40	O	LCD segment pin	—	—	—	—	—	—
80	80	SEG41	O	LCD segment pin	—	—	—	—	—	—
81	81	SEG42	O	LCD segment pin	—	—	—	—	—	—
82	82	SEG43	O	LCD segment pin	—	—	—	—	—	—
83	83	SEG44	O	LCD segment pin	—	—	—	—	—	—
84	84	SEG45	O	LCD segment pin	—	—	—	—	—	—
85	85	SEG46	O	LCD segment pin	—	—	—	—	—	—
86	86	SEG47	O	LCD segment pin	—	—	—	—	—	—
87	87	SEG48	O	LCD segment pin	—	—	—	—	—	—
88	88	SEG49	O	LCD segment pin	—	—	—	—	—	—



## PIN DESCRIPTION

Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
<b>System</b>				
RESET_N	I	Reset input pin. When this pin is set to a "L" level, system reset mode is set and the internal section is initialized. When this pin is set to a "H" level subsequently, program execution starts. A pull-up resistor is internally connected.	—	Negative
XT0	I	Crystal connection pin for low-speed clock.	—	—
XT1	O	A 32.768 kHz crystal oscillator (see measuring circuit 1) is connected to this pin. Capacitors CDL and CGL are connected across this pin and V <sub>SS</sub> as required.	—	—
OSC0	I	Crystal/ceramic connection pin for high-speed clock.	Secondary	—
OSC1	O	A crystal or ceramic is connected to this pin (4.1 MHz max.). Capacitors CDH and CGH (see measuring circuit 1) are connected across this pin and V <sub>SS</sub> . This pin is used as the secondary function of the P10 pin(OSC0) and P11 pin(OSC1).	Secondary	—
LSCLK	O	Low-speed clock output pin. This pin is used as the secondary function of the P20 pin.	Secondary	—
OUTCLK	O	High-speed clock output pin. This pin is used as the secondary function of the P21 pin.	Secondary	—
<b>General-purpose input port</b>				
P00-P03	I	General-purpose input port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
P10-P11	I	General-purpose input port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
<b>General-purpose output port</b>				
P20-P22	O	General-purpose output port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
<b>General-purpose input/output port</b>				
P30-P35	I/O	General-purpose input/output port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
P40-P47	I/O	General-purpose input/output port. Since these pins have secondary functions, the pins cannot be used as a port when the secondary functions are used.	Primary	Positive
PA0-PA7	I/O	General-purpose input/output port. These pins are for the ML610421, but are not provided in the ML610422.	Primary	Positive

Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
<b>UART</b>				
TXD0	O	UART data output pin. This pin is used as the secondary function of the P43 pin.	Secondary	Positive
RXD0	I	UART data input pin. This pin is used as the secondary function of the P42 or the primary function of the P02 pin.	Primary/Secondary	Positive
<b>I<sup>2</sup>C bus interface</b>				
SDA	I/O	I <sup>2</sup> C data input/output pin. This pin is used as the secondary function of the P40 pin. This pin has an NMOS open drain output. When using this pin as a function of the I <sup>2</sup> C, externally connect a pull-up resistor.	Secondary	Positive
SCL	I/O	I <sup>2</sup> C clock output pin. This pin is used as the secondary function of the P41 pin. This pin has an NMOS open drain output. When using this pin as a function of the I <sup>2</sup> C, externally connect a pull-up resistor.	Secondary	Positive
<b>Synchronous serial (SSIO)</b>				
SCK0	I/O	Synchronous serial clock input/output pin. This pin is used as the tertiary function of the P41 or P45 pin.	Tertiary	—
SIN0	I	Synchronous serial data input pin. This pin is used as the tertiary function of the P40 or P44 pin.	Tertiary	Positive
SOUT0	O	Synchronous serial data output pin. This pin is used as the tertiary function of the P42 or P46 pin.	Tertiary	Positive
<b>PWM</b>				
PWM0	O	PWM0 output pin. This pin is used as the tertiary function of the P43 or P34 pin.	Tertiary	Positive
T02P0CK	O	PWM0 external clock input pin. This pin is used as the primary function of the P44 pin.	Primary	—
<b>External interrupt</b>				
NMI	I	External non-maskable interrupt input pin. An interrupt is generated on both edges.	Primary	Positive/negative
EXI0-3	I	External maskable interrupt input pins. Interrupt enable and edge selection can be performed for each bit by software. These pins are used as the primary functions of the P00-P03 pins.	Primary	Positive/negative
<b>Capture</b>				
CAP0	I	Capture trigger input pins. The value of the time base counter is captured in the register synchronously with the interrupt edge selected by software. These pins are used as the primary functions of the P00 pin(CAP0) and P01 pin(CAP1).	Primary	Positive/negative
CAP1	I		Primary	Positive/negative
<b>Timer</b>				
T02P0CK	I	External clock input pin used for both Timer 0 and Timer 2. The clocks for these timers are selected by software. This pin is used as the primary function of the P44 pin.	Primary	—
T13P1CK	I	External clock input pin used for both Timer 1 and Timer 3. The clocks for these timers are selected by software. This pin is used as the primary function of the P45 pin.	Primary	—
<b>Melody</b>				
MD0	O	Melody/buzzer signal output pin. This pin is used as the secondary function of the P22 pin.	Secondary	Positive/negative
<b>LED drive</b>				
LED0-2	O	Nch open drain output pins to drive LED.	Primary	Positive/negative

Pin name	I/O	Description	Primary/ Secondary/ Tertiary	Logic
<b>RC oscillation type A/D converter</b>				
IN0	I	Channel 0 oscillation input pin. This pin is used as the secondary function of the P30 pin.	Secondary	—
CS0	O	Channel 0 reference capacitor connection pin. This pin is used as the secondary function of the P31 pin.	Secondary	—
RS0	O	This pin is used as the secondary function of the P32 pin which is the reference resistor connection pin of Channel 0.	Secondary	—
RT0	O	Resistor sensor connection pin of Channel 0 for measurement. This pin is used as the secondary function of the P33 pin.	Secondary	—
RCT0	O	Resistor/capacitor sensor connection pin of Channel 0 for measurement. This pin is used as the secondary function of the P34 pin.	Secondary	—
RCM	O	RC oscillation monitor pin. This pin is used as the secondary function of the P35 pin.	Secondary	—
IN1	I	Oscillation input pin of Channel 1. This pin is used as the secondary function of the P44 pin.	Secondary	—
CS1	O	Reference capacitor connection pin of Channel 1. This pin is used as the secondary function of the P45 pin.	Secondary	—
RS1	O	Reference resistor connection pin of Channel 1. This pin is used as the secondary function of the P46 pin.	Secondary	—
RT1	O	Resistor sensor connection pin for measurement of Channel 1. This pin is used as the secondary function of the P47 pin.	Secondary	—
<b>Successive approximation type A/D converter</b>				
AV <sub>SS</sub>	—	Negative power supply pin for successive approximation type A/D converter.	—	—
AV <sub>DD</sub>	—	Positive power supply pin for successive approximation type A/D converter.	—	—
V <sub>REF</sub>	—	Reference power supply pin for successive approximation type A/D converter.	—	—
AIN0	I	Channel 0 analog input for successive approximation type A/D converter.	—	—
AIN1	I	Channel 1 analog input for successive approximation type A/D converter.	—	—
<b>LCD drive signal</b>				
COM0-7	O	Common output pins.	—	—
COM8-15	O	Common output pins. These pins are for the ML610422, but are not provided in the ML610421.	—	—
SEG0-49	O	Segment output pin.	—	—
<b>LCD driver power supply</b>				
V <sub>L1</sub>	—	Power supply pins for LCD bias (internally generated). Capacitors Ca, Cb, Cc, and Cd (see measuring circuit 1) are connected between V <sub>SS</sub> and V <sub>L1</sub> , V <sub>L2</sub> , V <sub>L3</sub> , and V <sub>L4</sub> , respectively.	—	—
V <sub>L2</sub>	—		—	—
V <sub>L3</sub>	—		—	—
V <sub>L4</sub>	—		—	—
C1	—	Power supply pins for LCD bias (internally generated). Capacitors C12 and C34 (see measuring circuit 1) are connected between C1 and C2 and between C3 and C4, respectively.	—	—
C2	—		—	—
C3	—		—	—
C4	—		—	—
<b>For testing</b>				
TEST	I	Input pin for testing. A pull-down resistor is internally connected.	—	—
<b>Power supply</b>				
V <sub>SS</sub>	—	Negative power supply pin.	—	—
V <sub>DD</sub>	—	Positive power supply pin.	—	—
V <sub>DDL</sub>	—	Positive power supply pin (internally generated) for internal logic. Capacitors CL0 and CL1 (see measuring circuit 1) are connected between this pin and V <sub>SS</sub> .	—	—
V <sub>DDX</sub>	—	Plus-side power supply pin (internally generated) for low-speed oscillation. Capacitor Cx (see measuring circuit 1) is connected between this pin and V <sub>SS</sub> .	—	—

## TERMINATION OF UNUSED PINS

Table 3 shows methods of terminating the unused pins.

**Table 3 Termination of Unused Pins**

Pin	Recommended pin termination
AV <sub>DD</sub>	V <sub>SS</sub>
AV <sub>SS</sub>	V <sub>SS</sub>
V <sub>REF</sub>	V <sub>SS</sub>
AIN0, AIN1	Open
V <sub>L1</sub> , V <sub>L2</sub> , V <sub>L3</sub> , V <sub>L4</sub>	Open
C1, C2, C3, C4	Open
RESET_N	Open
TEST	Open
NMI	Open
P00 to P03	V <sub>DD</sub> or V <sub>SS</sub>
P10 to P11	V <sub>DD</sub>
P20 to P22	Open
P30 to P35	Open
P40 to P47	Open
PA0 to PA7	Open
COM0 to 15	Open
SEG0 to 49	Open

Note:

It is recommended to set the unused input ports and input/output ports to the inputs with pull-down resistors/pull-up resistors or the output mode since the supply current may become excessively large if the pins are left open in the high impedance input setting.

## ELECTRICAL CHARACTERISTICS

## ABSOLUTE MAXIMUM RATINGS

(V<sub>SS</sub> = AV<sub>SS</sub> = 0V)

Parameter	Symbol	Condition	Rating	Unit
Power supply voltage 1	V <sub>DD</sub>	Ta = 25°C	-0.3 to +4.6	V
Power supply voltage 2	AV <sub>DD</sub>	Ta = 25°C	-0.3 to +4.6	V
Power supply voltage 3	V <sub>DDL</sub>	Ta = 25°C	-0.3 to +3.6	V
Power supply voltage 4	V <sub>DDX</sub>	Ta = 25°C	-0.3 to +3.6	V
Power supply voltage 5	V <sub>L1</sub>	Ta = 25°C	-0.3 to +1.75	V
Power supply voltage 6	V <sub>L2</sub>	Ta = 25°C	-0.3 to +3.5	V
Power supply voltage 7	V <sub>L3</sub>	Ta = 25°C	-0.3 to +5.25	V
Power supply voltage 8	V <sub>L4</sub>	Ta = 25°C	-0.3 to +7.0	V
Input voltage	V <sub>IN</sub>	Ta = 25°C	-0.3 to V <sub>DD</sub> +0.3	V
Output voltage	V <sub>OUT</sub>	Ta = 25°C	-0.3 to V <sub>DD</sub> +0.3	V
Output current 1	I <sub>OUT1</sub>	Port3-A, Ta = 25°C	-12 to +11	mA
Output current 2	I <sub>OUT2</sub>	Port2, Ta = 25°C	-12 to +20	mA
Power dissipation	PD	Ta = 25°C	1.25	W
Storage temperature	T <sub>STG</sub>	—	-55 to +150	°C

## RECOMMENDED OPERATING CONDITIONS

(V<sub>SS</sub> = AV<sub>SS</sub> = 0V)

Parameter	Symbol	Condition	Range	Unit
Operating temperature	T <sub>OP</sub>	ML610421, ML610422	-20 to +70	°C
		ML610421P, ML610422P	-40 to +85	
Operating voltage	V <sub>DD</sub>	—	1.1 to 3.6	V
	AV <sub>DD</sub>	—	2.2 to 3.6	
Operating frequency (CPU)	f <sub>OP</sub>	V <sub>DD</sub> = 1.1 to 3.6V	30k to 36k	Hz
		V <sub>DD</sub> = 1.3 to 3.6V	30k to 650k	
		V <sub>DD</sub> = 1.8 to 3.6V	30k to 4.2M	
Low-speed crystal oscillation frequency	f <sub>XTL</sub>	—	32.768k	Hz
Low-speed crystal oscillation external capacitor	C <sub>DL</sub>	—	0 to 12	pF
	C <sub>GL</sub>	—	0 to 12	
High-speed crystal/ceramic oscillation frequency	f <sub>XTH</sub>	—	4.0M / 4.096M	Hz
High-speed crystal oscillation external capacitor	C <sub>DH</sub>	—	24	pF
	C <sub>GH</sub>	—	24	
Capacitor externally connected to V <sub>DDL</sub> pin	C <sub>L0</sub>	—	1.0±30%	μF
	C <sub>L1</sub>	—	0.1±30%	
Capacitor externally connected to V <sub>DDX</sub> pin	C <sub>X</sub>	—	0.1±30%	μF
Capacitors externally connected to V <sub>L1, 2, 3, 4</sub> pins	C <sub>a, b, c, d</sub>	—	1.0±30%	μF
Capacitors externally connected across C1 and C2 pins and across C3 and C4 pins	C <sub>12, C34</sub>	—	1.0±30%	μF

**DC CHARACTERISTICS (1/5)**

( $V_{DD} = 1.1$  to  $3.6V$ ,  $AV_{DD} = 2.2$  to  $3.6V$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = -20$  to  $+70^\circ C$ ,  $T_a = -40$  to  $+85^\circ C$  for P version, unless otherwise specified) (1/5)


Parameter	Symbol	Condition	Rating			Unit	Measuring circuit
			Min.	Typ.	Max.		
500kHz RC oscillation frequency	$f_{RC}$	$V_{DD} = 1.3$ to $3.6V$	$T_a = 25^\circ C$	Typ. -10%	500	Typ. +10%	kHz
			$T_a = -20$ to $+70^\circ C$	Typ. -25%	500	Typ. +25%	
			$T_a = -40$ to $+85^\circ C$	Typ. -45%	500	Typ. +45%	
PLL oscillation frequency*4	$f_{PLL}$	LSCLK = 32.768kHz $V_{DD} = 1.8$ to $3.6V$	-2.5%	8.192	+2.5%	MHz	1
Low-speed crystal oscillation start time*2	$T_{XTL}$	—	—	0.3	2	s	
500kHz RC oscillation start time	$T_{RC}$	—	—	50	500	$\mu s$	
High-speed crystal oscillation start time*3	$T_{XTH}$	$V_{DD} = 1.8$ to $3.6V$	—	2	20	ms	
PLL oscillation start time	$T_{PLL}$	$V_{DD} = 1.8$ to $3.6V$	—	1	10		
Low-speed oscillation stop detect time*1	$T_{STOP}$	—	0.2	3	20	$\mu s$	
Reset pulse width	$P_{RST}$	—	200	—	—		
Reset noise elimination pulse width	$P_{NRST}$	—	—	—	0.3		
Power-on reset activation power rise time	$T_{POR}$	—	—	—	10	ms	

\*1: When low-speed crystal oscillation stops for a duration more than the low-speed oscillation stop detect time, the system is reset to shift to system reset mode.

\*2: Use 32.768KHz Crystal Oscillator C-001R (Epson Toyocom) with capacitance  $C_{GL}/C_{DL} = 0pF$ .

\*3: Use 4.096MHz Crystal Oscillator HC49SFWB (Kyocera).

\*4: 1024 clock average.

**RESET**

**DC CHARACTERISTICS (2/5)**

( $V_{DD} = 1.1$  to  $3.6V$ ,  $AV_{DD} = 2.2$  to  $3.6V$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = -20$  to  $+70^\circ C$ ,  $T_a = -40$  to  $+85^\circ C$  for P version, unless otherwise specified) (2/5)

Parameter	Symbol	Condition	Rating			Unit	Measuring circuit	
			Min.	Typ.	Max.			
$V_{L1}$ voltage	$V_{L1}$	$V_{DD} = 3.0V$ , $T_j = 25^\circ C$	CN4-0 = 00H	0.89	0.94	0.99	V	1
			CN4-0 = 01H	0.91	0.96	1.01		
			CN4-0 = 02H	0.93	0.98	1.03		
			CN4-0 = 03H	0.95	1.00	1.05		
			CN4-0 = 04H	0.97	1.02	1.07		
			CN4-0 = 05H	0.99	1.04	1.09		
			CN4-0 = 06H	1.01	1.06	1.11		
			CN4-0 = 07H	1.03	1.08	1.13		
			CN4-0 = 08H	1.05	1.10	1.15		
			CN4-0 = 09H	1.07	1.12	1.17		
			CN4-0 = 0AH	1.09	1.14	1.19		
			CN4-0 = 0BH	1.11	1.16	1.21		
			CN4-0 = 0CH	1.13	1.18	1.23		
			CN4-0 = 0DH	1.15	1.20	1.25		
			CN4-0 = 0EH	1.17	1.22	1.27		
			CN4-0 = 0FH	1.19	1.24	1.29		
			CN4-0 = 10H	1.21	1.26	1.31		
			CN4-0 = 11H	1.23	1.28	1.33		
			CN4-0 = 12H	1.25	1.30	1.35		
			CN4-0 = 13H	1.27	1.32	1.37		
			CN4-0 = 14H <sup>*1</sup>	1.29	1.34	1.39		
			CN4-0 = 15H <sup>*1</sup>	1.31	1.36	1.41		
			CN4-0 = 16H <sup>*1</sup>	1.33	1.38	1.43		
			CN4-0 = 17H <sup>*1</sup>	1.35	1.40	1.45		
CN4-0 = 18H <sup>*1</sup>	1.37	1.42	1.47					
CN4-0 = 19H <sup>*1</sup>	1.39	1.44	1.49					
CN4-0 = 1AH <sup>*1</sup>	1.41	1.46	1.51					
CN4-0 = 1BH <sup>*1</sup>	1.43	1.48	1.53					
CN4-0 = 1CH <sup>*1</sup>	1.45	1.50	1.55					
CN4-0 = 1DH <sup>*1</sup>	1.47	1.52	1.57					
CN4-0 = 1EH <sup>*1</sup>	1.49	1.54	1.59					
CN4-0 = 1FH <sup>*1</sup>	1.51	1.56	1.61					
$V_{L1}$ temperature deviation	$\Delta V_{L1}$	$V_{DD} = 3.0V$	—	-1.5	—	mV/°C		
$V_{L1}$ voltage dependency	$\Delta V_{L1}$	$V_{DD} = 1.3$ to $3.6V$	—	5	20	mV/V		
$V_{L2}$ voltage <sup>*2</sup>	$V_{L2}$	$V_{DD} = 3.0V$ , $T_j = 25^\circ C$ 500k $\Omega$ load ( $V_{L4}-V_{SS}$ )	Typ. -10%	$V_{L1} \times 2$	Typ. +4%	V		
$V_{L3}$ voltage <sup>*2</sup>	$V_{L3}$	$V_{DD} = 3.0V$ , $T_j = 25^\circ C$ 500k $\Omega$ load ( $V_{L4}-V_{SS}$ )	Typ. -10%	$V_{L1} \times 2$	Typ. +4%			
$V_{L4}$ voltage <sup>*2</sup>	$V_{L4}$		Typ. -10%	$V_{L1} \times 3$	Typ. +5%			
				$V_{L1} \times 4$				
LCD bias voltage generation time	$T_{BIAS}$	—	—	—	600	ms		

\*1: When using 1/4 bias, the  $V_{L1}$  voltage is set to typ. 1.32 V (same voltage as in CN4-0 = 13H).

\*2: Boost clock is 2kHz(initial) for the bias generation. C12=C34=1 $\mu F$ .

**DC CHARACTERISTICS (3/5)**

( $V_{DD} = 1.1$  to  $3.6V$ ,  $AV_{DD} = 2.2$  to  $3.6V$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = -20$  to  $+70^\circ C$ ,  $T_a = -40$  to  $+85^\circ C$  for P version, unless otherwise specified) (3/5)

Parameter	Symbol	Condition	Rating			Unit	Measuring circuit	
			Min.	Typ.	Max.			
BLD threshold voltage	$V_{BLD}$	$V_{DD} = 1.35$ to $3.6V$	LD2-0 = 0H	Typ. -2%	1.35	Typ. +2%	V	1
			LD2-0 = 1H		1.4			
			LD2-0 = 2H		1.45			
			LD2-0 = 3H		1.5			
			LD2-0 = 4H		1.6			
			LD2-0 = 5H		1.7			
			LD2-0 = 6H		1.8			
			LD2-0 = 7H		1.9			
			LD2-0 = 8H		2.0			
			LD2-0 = 9H		2.1			
			LD2-0 = 0AH		2.2			
			LD2-0 = 0BH		2.3			
			LD2-0 = 0CH		2.4			
			LD2-0 = 0DH		2.5			
LD2-0 = 0EH	2.7							
LD2-0 = 0FH	2.9							
BLD threshold voltage temperature deviation	$\Delta V_{BLD}$	$V_{DD} = 1.35$ to $3.6V$	—	0	—	%/ $^\circ C$		
Supply current 1	IDD1	CPU: In STOP state. Low-speed/high-speed oscillation: stopped.	$T_a = 25^\circ C$	—	0.15	0.50	$\mu A$	
			$T_a = -20$ to $+70^\circ C$	—	—	2.50		
			$T_a = -40$ to $+85^\circ C$	—	—	5.00		
Supply current 2	IDD2	CPU: In HALT state (LTBC, WDT: Operating <sup>*3*5</sup> ). High-speed oscillation: Stopped. LCD/BIAS circuits: Stopped.	$T_a = 25^\circ C$	—	0.5	1.3	$\mu A$	
			$T_a = -20$ to $+70^\circ C$	—	—	3.5		
			$T_a = -40$ to $+85^\circ C$	—	—	6.0		
Supply current 3	IDD3	CPU: In 32.768kHz operating state. <sup>*1*3</sup> High-speed oscillation: Stopped. LCD/BIAS circuits: Operating. <sup>*2</sup>	$T_a = 25^\circ C$	—	5	7	$\mu A$	
			$T_a = -20$ to $+70^\circ C$	—	—	12		
			$T_a = -40$ to $+85^\circ C$	—	—	16		
Supply current 4	IDD4	CPU: In 500kHz CR operating state. LCD/BIAS circuits: Operating. <sup>*2</sup>	$T_a = 25^\circ C$	—	70	85	$\mu A$	
			$T_a = -20$ to $+70^\circ C$	—	—	100		
			$T_a = -40$ to $+85^\circ C$	—	—	120		
Supply current 5	IDD5	CPU: In 4.096MHz operating state. <sup>*2*3</sup> PLL: In oscillating state. LCD/BIAS circuits: Operating. <sup>*2</sup> $V_{DD} = 1.8$ to $3.6V$	$T_a = 25^\circ C$	—	0.8	1.0	mA	
			$T_a = -20$ to $+70^\circ C$	—	—	1.2		
			$T_a = -40$ to $+85^\circ C$	—	—	1.2		
Supply current 6	IDD6	CPU: In 4.096MHz operating state. <sup>*2</sup>	$T_a = 25^\circ C$	—	1.5	1.6	mA	



		PLL: In oscillating state. *3*4 A/D: In operating state. LCD/BIAS circuits: Operating. *2 $V_{DD} = AV_{DD} = 3.0V$	Ta = -20 to +70°C	—	—	2.5		
			Ta = -40 to +85°C	—	—	2.5		

\*1: When the CPU operating rate is 100% (No HALT state).

\*2: All SEGs: off waveform, No LCD panel load, 1/3 bias, 1/3 duty, Frame frequency: Approx. 64 Hz, Bias voltage multiplying clock: 1/128 LSCLK (256Hz)

\*3: Use 32.768KHz Crystal Oscillator C-001R (Epson Toyocom) with capacitance  $C_{GL}/C_{DL} = 0pF$ .

\*4: Use 4.096MHz Crystal Oscillator HC49SFWB (Kyocera).

\*5: Significant bits of BLKCON0~BLKCON4 registers are all "1".

## DC CHARACTERISTICS (4/5)

( $V_{DD} = 1.1$  to  $3.6V$ ,  $AV_{DD} = 2.2$  to  $3.6V$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = -20$  to  $+70^\circ C$ ,  $T_a = -40$  to  $+85^\circ C$  for P version, unless otherwise specified) (4/5)

Parameter	Symbol	Condition	Rating			Unit	Measuring circuit
			Min.	Typ.	Max.		
Output voltage 1 (P20~P22/2 <sup>nd</sup> function is selected) (P30~P35) (P40~P47) (PA0~PA7)*1	VOH1	IOH1 = -0.5mA, $V_{DD} = 1.8$ to $3.6V$	$V_{DD}$ -0.5	—	—	V	2
		IOH1 = -0.1mA, $V_{DD} = 1.3$ to $3.6V$	$V_{DD}$ -0.3	—	—		
		IOH1 = -0.03mA, $V_{DD} = 1.1$ to $3.6V$	$V_{DD}$ -0.3	—	—		
	VOL1	IOL1 = +0.5mA, $V_{DD} = 1.8$ to $3.6V$	—	—	0.5		
		IOL1 = +0.1mA, $V_{DD} = 1.3$ to $3.6V$	—	—	0.5		
		IOL1 = +0.03mA, $V_{DD} = 1.1$ to $3.6V$	—	—	0.3		
Output voltage 2 (P20~P22/2 <sup>nd</sup> function is Not selected)	VOH2	IOH1 = -0.5mA, $V_{DD} = 1.8$ to $3.6V$	$V_{DD}$ -0.5	—	—		
		IOH1 = -0.1mA, $V_{DD} = 1.3$ to $3.6V$	$V_{DD}$ -0.3	—	—		
		IOH1 = -0.03mA, $V_{DD} = 1.1$ to $3.6V$	$V_{DD}$ -0.3	—	—		
	VOL2	IOL2 = +5mA, $V_{DD} = 1.8$ to $3.6V$	—	—	0.5		
Output voltage 3 (P40~P41)	VOL3	IOL3 = +3mA, $V_{DD} = 2.0$ to $3.6V$ (when I <sup>2</sup> C mode is selected)	—	—	0.4		
Output voltage 4 (COM0~7) (COM8~15)*2 (SEG0~49)	VOH4	IOH4 = -0.2mA, VL1=1.2V	$V_{L4}$ -0.2	—	—		
	VOMH4	IOMH4 = +0.2mA, VL1=1.2V	—	—	$V_{L3}$ +0.2		
	VOMH4S	IOMH4S = -0.2mA, VL1=1.2V	$V_{L3}$ -0.2	—	—		
	VOM4	IOM4 = +0.2mA, VL1=1.2V	—	—	$V_{L2}$ +0.2		
	VOM4S	IOM4S = -0.2mA, VL1=1.2V	$V_{L2}$ -0.2	—	—		
	VOML4	IOML4 = +0.2mA, VL1=1.2V	—	—	$V_{L1}$ +0.2		
	VOML4S	IOML4S = -0.2mA, VL1=1.2V	$V_{L1}$ -0.2	—	—		
	VOL4	IOL4 = +0.2mA, VL1=1.2V	—	—	0.2		
Output leakage (P20~P22) (P30~P35) (P40~P47) (PA0~PA7)*1	IOOH	VOH = $V_{DD}$ (in high-impedance state)	—	—	1	$\mu A$	3
	IOOL	VOL = $V_{SS}$ (in high-impedance state)	-1	—	—		

Input current 1 (RESET_N)	IIH1	VIH1 = V <sub>DD</sub>		0	—	1	μA	4	
	IIL1	VIL1 = V <sub>SS</sub>		V <sub>DD</sub> = 1.8 to 3.6V	V <sub>DD</sub> = 1.3 to 3.6V	V <sub>DD</sub> = 1.1 to 3.6V			
Input current 1 (TEST)	IIH1	VIH1 = V <sub>DD</sub>		V <sub>DD</sub> = 1.8 to 3.6V	20	300	600		
				V <sub>DD</sub> = 1.3 to 3.6V	10	300	600		
				V <sub>DD</sub> = 1.1 to 3.6V	2	300	600		
Input current 2 (NMI) (P00–P03) (P10–P11) (P30–P35) (P40–P47) (PA0–PA7)* <sup>1</sup>	IIL1	VIL1 = V <sub>SS</sub>		-1	—	—	μA	4	
	IIH2	VIH2 = V <sub>DD</sub> (when pulled-down)		V <sub>DD</sub> = 1.8 to 3.6V	2	30			200
				V <sub>DD</sub> = 1.3 to 3.6V	0.2	30			200
				V <sub>DD</sub> = 1.1 to 3.6V	0.01	30			200
	IIL2	VIL2 = V <sub>SS</sub> (when pulled-up)		V <sub>DD</sub> = 1.8 to 3.6V	-200	-30			-2
				V <sub>DD</sub> = 1.3 to 3.6V	-200	-30			-0.2
V <sub>DD</sub> = 1.1 to 3.6V				-200	-30	-0.01			
IIH2Z	VIH2 = V <sub>DD</sub> (in high-impedance state)		—	—	1	μA	4		
IIL2Z	VIL2 = V <sub>SS</sub> (in high-impedance state)		-1	—	—				

\*1: ML610421 only

\*2: ML610422 only


**DC CHARACTERISTICS (5/5)**(V<sub>DD</sub> = 1.1 to 3.6V, AV<sub>DD</sub> = 2.2 to 3.6V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V, Ta = -20 to +70°C, Ta = -40 to +85°C for P version, unless otherwise specified) (5/5)

Parameter	Symbol	Condition	Rating			Unit	Measuring circuit
			Min.	Typ.	Max.		
Input voltage 1 (RESET_N) (TEST) (NMI) (P00–P03) (P10–P11) (P31–P35) (P40–P43) (P45–P47) (PA0–PA7)* <sup>1</sup>	VIH1	V <sub>DD</sub> = 1.3 to 3.6V	0.7 ×V <sub>DD</sub>	—	V <sub>DD</sub>	V	5
		V <sub>DD</sub> = 1.1 to 3.6V	0.7 ×V <sub>DD</sub>	—	V <sub>DD</sub>		
	VIL1	V <sub>DD</sub> = 1.3 to 3.6V	0	—	0.3 ×V <sub>DD</sub>		
		V <sub>DD</sub> = 1.1 to 3.6V	0	—	0.2 ×V <sub>DD</sub>		
Input voltage 2 (P30, P44)	VIH2	—	0.7 ×V <sub>DD</sub>	—	V <sub>DD</sub>	V	5
	VIL2	—	0	—	0.3 ×V <sub>DD</sub>		
Input pin capacitance (NMI) (P00–P03) (P10–P11) (P30–P35) (P40–P47) (PA0–PA7)* <sup>1</sup>	CIN	f = 10kHz V <sub>rms</sub> = 50mV Ta = 25°C	—	—	5	pF	—


\*1: ML610421 only

MEASURING CIRCUITS

MEASURING CIRCUIT 1




MEASURING CIRCUIT 2




(\*1) Input logic circuit to determine the specified measuring conditions.  
 (\*2) Measured at the specified output pins.

**MEASURING CIRCUIT 3**




\*1: Input logic circuit to determine the specified measuring conditions.  
 \*2: Measured at the specified output pins.

**MEASURING CIRCUIT 4**



\*3: Measured at the specified output pins.

**MEASURING CIRCUIT 5**




\*1: Input logic circuit to determine the specified measuring conditions.

**AC CHARACTERISTICS (External Interrupt)**

( $V_{DD} = 1.1$  to  $3.6V$ ,  $AV_{DD} = 2.2$  to  $3.6V$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = -20$  to  $+70^\circ C$ ,  $T_a = -40$  to  $+85^\circ C$  for P version, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
External interrupt disable period	$t_{NUL}$	Interrupt: Enabled (MIE = 1), CPU: NOP operation System clock: 32.768kHz	76.8	—	106.8	$\mu s$




**AC CHARACTERISTICS (UART)**

( $V_{DD} = 1.3$  to  $3.6V$ ,  $AV_{DD} = 2.2$  to  $3.6V$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = -20$  to  $+70^\circ C$ ,  $T_a = -40$  to  $+85^\circ C$  for P version, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
Transmit baud rate	$t_{TBRT}$	—	—	$BRT^{*1}$	—	s
Receive baud rate	$t_{RBRT}$	—	$BRT^{*1}$ -3%	$BRT^{*1}$	$BRT^{*1}$ +3%	s

\*1: Baud rate period (including the error of the clock frequency selected) set with the UART0 baud rate register (UA0BRTL,H) and the UART0 mode register 0 (UA0MOD0).



\*: Indicates the secondary function of the port.

**AC CHARACTERISTICS (Synchronous Serial Port)**


( $V_{DD} = 1.3$  to  $3.6V$ ,  $AV_{DD} = 2.2$  to  $3.6V$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = -20$  to  $+70^\circ C$ ,  $T_a = -40$  to  $+85^\circ C$  for P version, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
SCLK input cycle (slave mode)	$t_{SCYC}$	When RC oscillation is active* <sup>2</sup> ( $V_{DD} = 1.3$ to $3.6V$ )	10	—	—	$\mu s$
		When high-speed oscillation is active* <sup>3</sup> ( $V_{DD} = 1.8$ to $3.6V$ )	1	—	—	$\mu s$
SCLK output cycle (master mode)	$t_{SCYC}$	—	—	SCLK* <sup>1</sup>	—	s
SCLK input pulse width (slave mode)	$t_{SW}$	When RC oscillation is active* <sup>2</sup> ( $V_{DD} = 1.3$ to $3.6V$ )	4	—	—	$\mu s$
		When high-speed oscillation is active* <sup>3</sup> ( $V_{DD} = 1.8$ to $3.6V$ )	0.4	—	—	$\mu s$
SCLK output pulse width (master mode)	$t_{SW}$	—	SCLK* <sup>1</sup> $\times 0.4$	SCLK* <sup>1</sup> $\times 0.5$	SCLK* <sup>1</sup> $\times 0.6$	s
SOUT output delay time (slave mode)	$t_{SD}$	When RC oscillation is active* <sup>2</sup> ( $V_{DD} = 1.3$ to $3.6V$ )	—	—	500	ns
		When high-speed oscillation is active* <sup>3</sup> ( $V_{DD} = 1.8$ to $3.6V$ )	—	—	240	
SOUT output delay time (master mode)	$t_{SD}$	When RC oscillation is active* <sup>2</sup> ( $V_{DD} = 1.3$ to $3.6V$ )	—	—	500	ns
		When high-speed oscillation is active* <sup>3</sup> ( $V_{DD} = 1.8$ to $3.6V$ )	—	—	240	
SIN input setup time (slave mode)	$t_{SS}$	—	80	—	—	ns
SIN input setup time (master mode)	$t_{SS}$	When RC oscillation is active* <sup>2</sup> ( $V_{DD} = 1.3$ to $3.6V$ )	500	—	—	ns
		When high-speed oscillation is active* <sup>3</sup> ( $V_{DD} = 1.8$ to $3.6V$ )	240	—	—	
SIN input hold time	$t_{SH}$	When RC oscillation is active* <sup>2</sup> ( $V_{DD} = 1.3$ to $3.6V$ )	300	—	—	ns
		When high-speed oscillation is active* <sup>3</sup> ( $V_{DD} = 1.8$ to $3.6V$ )	80	—	—	

\*<sup>1</sup>: Clock period selected with SOCK3–0 of the serial port 0 mode register (SIO0MOD1)

\*<sup>2</sup>: When RC oscillation is selected with OSCM1–0 of the frequency control register (FCON0)

\*<sup>3</sup>: When Crystal/ceramic oscillation, built-in PLL oscillation, or external clock input is selected with OSCM1–0 of the frequency control register (FCON0)




\*: Indicates the secondary function of the port.

**AC CHARACTERISTICS (I<sup>2</sup>C Bus Interface: Standard Mode 100kHz)**(V<sub>DD</sub> = 1.8 to 3.6V, AV<sub>DD</sub> = 2.2 to 3.6V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V, Ta = -20 to +70°C, Ta = -40 to +85°C for P version, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
SCL clock frequency	f <sub>SCL</sub>	—	0	—	100	kHz
SCL hold time (start/restart condition)	t <sub>HD:STA</sub>	—	4.0	—	—	μs
SCL "L" level time	t <sub>LOW</sub>	—	4.7	—	—	μs
SCL "H" level time	t <sub>HIGH</sub>	—	4.0	—	—	μs
SCL setup time (restart condition)	t <sub>SU:STA</sub>	—	4.7	—	—	μs
SDA hold time	t <sub>HD:DAT</sub>	—	0	—	—	μs
SDA setup time	t <sub>SU:DAT</sub>	—	0.25	—	—	μs
SDA setup time (stop condition)	t <sub>SU:STO</sub>	—	4.0	—	—	μs
Bus-free time	t <sub>BUF</sub>	—	4.7	—	—	μs

**AC CHARACTERISTICS (I2C Bus Interface: Fast Mode 400kHz)**(V<sub>DD</sub> = 1.8 to 3.6V, AV<sub>DD</sub> = 2.2 to 3.6V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V, Ta = -20 to +70°C, Ta = -40 to +85°C for P version, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
SCL clock frequency	f <sub>SCL</sub>	—	0	—	400	kHz
SCL hold time (start/restart condition)	t <sub>HD:STA</sub>	—	0.6	—	—	μs
SCL "L" level time	t <sub>LOW</sub>	—	1.3	—	—	μs
SCL "H" level time	t <sub>HIGH</sub>	—	0.6	—	—	μs
SCL setup time (restart condition)	t <sub>SU:STA</sub>	—	0.6	—	—	μs
SDA hold time	t <sub>HD:DAT</sub>	—	0	—	—	μs
SDA setup time	t <sub>SU:DAT</sub>	—	0.1	—	—	μs
SDA setup time (stop condition)	t <sub>SU:STO</sub>	—	0.6	—	—	μs
Bus-free time	t <sub>BUF</sub>	—	1.3	—	—	μs



**AC CHARACTERISTICS (RC Oscillation A/D Converter)**


(V<sub>DD</sub> = 1.3 to 3.6V, AV<sub>DD</sub> = 2.2 to 3.6V, V<sub>SS</sub> = AV<sub>SS</sub> = 0V, Ta = -20 to +70°C, Ta = -40 to +85°C for P version, unless otherwise specified)

Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
Resistors for oscillation	RS0, RS1, RT0, RT0-1, RT1	CS0, CT0, CS1 ≥ 740pF	1	—	—	kΩ
Oscillation frequency VDD = 1.5V	f <sub>OSC1</sub>	Resistor for oscillation = 1kΩ	209.4	330.6	435.1	kHz
	f <sub>OSC2</sub>	Resistor for oscillation = 10kΩ	41.29	55.27	64.16	kHz
	f <sub>OSC3</sub>	Resistor for oscillation = 100kΩ	4.71	5.97	7.06	kHz
RS to RT oscillation frequency ratio <sup>*1</sup> VDD = 1.5V	Kf1	RT0, RT0-1, RT1 = 1kHz	5.567	5.982	6.225	—
	Kf2	RT0, RT0-1, RT1 = 10kHz	0.99	1	1.01	—
	Kf3	RT0, RT0-1, RT1 = 100kHz	0.104	0.108	0.118	—
Oscillation frequency VDD = 3.0V	f <sub>OSC1</sub>	Resistor for oscillation = 1kΩ	407.3	486.7	594.6	kHz
	f <sub>OSC2</sub>	Resistor for oscillation = 10kΩ	49.76	59.28	72.76	kHz
	f <sub>OSC3</sub>	Resistor for oscillation = 100kΩ	5.04	5.993	7.04	kHz
RS to RT oscillation frequency ratio <sup>*1</sup> VDD = 3.0V	Kf1	RT0, RT0-1, RT1 = 1kHz	8.006	8.210	8.416	—
	Kf2	RT0, RT0-1, RT1 = 10kHz	0.99	1	1.01	—
	Kf3	RT0, RT0-1, RT1 = 100kHz	0.100	0.108	0.115	—

\*1: Kfx is the ratio of the oscillation frequency by the sensor resistor to the oscillation frequency by the reference resistor on the same conditions.

$$Kfx = \frac{f_{oscx}(RT0-CS0 \text{ oscillation})}{f_{oscx}(RS0-CS0 \text{ oscillation})}, \frac{f_{oscx}(RT0-1-CS0 \text{ oscillation})}{f_{oscx}(RS0-CS0 \text{ oscillation})}, \frac{f_{oscx}(RT1-CS1 \text{ oscillation})}{f_{oscx}(RS1-CS1 \text{ oscillation})}$$

(x = 1, 2, 3)



**Note:**

- Please have the shortest layout for the common node (wiring patterns which are connected to the external capacitors, resistors and IN0/IN1 pin), including CVR0/CVR1. Especially, do not have long wire between IN0/IN1 and RS0/RS1. The coupling capacitance on the wires may occur incorrect A/D conversion. Also, please do not have signals which may be a source of noise around the node.
- When RT0/RT1 (Thermistor and etc.) requires long wiring due to the restricted placement, please have VSS(GND) trace next to the signal.
- Please make wiring to components (capacitor, resistor and etc.) necessary for objective measurement. Wiring to reserved components may affect to the A/D conversion operation by noise the components itself may have.




**Electrical Characteristics of Successive Approximation Type A/D Converter**

( $V_{DD} = 1.8$  to  $3.6V$ ,  $AV_{DD} = 2.2$  to  $3.6V$ ,  $V_{SS} = AV_{SS} = 0V$ ,  $T_a = -20$  to  $+70^\circ C$ ,  $T_a = -40$  to  $+85^\circ C$  for P version, unless otherwise specified)


Parameter	Symbol	Condition	Rating			Unit
			Min.	Typ.	Max.	
Resolution	n	—	—	—	12	bit
Integral non-linearity error	IDL	$2.7V \leq V_{REF} \leq 3.6V$	-4	—	+4	LSB
		$2.2V \leq V_{REF} \leq 2.7V$	-6	—	+6	
Differential non-linearity error	DNL	$2.7V \leq V_{REF} \leq 3.6V$	-3	—	+3	
		$2.2V \leq V_{REF} \leq 2.7V$	-5	—	+5	
Zero-scale error	$V_{OFF}$	—	-6	—	+6	
Full-scale error	FSE	—	-6	—	+6	
Reference voltage	$V_{REF}$	—	2.2	—	$AV_{DD}$	V
Conversion time	$t_{CONV}$	SACK = 0 (HSCLK = 375kHz to 625kHz)	—	25	—	$\phi/CH$
		SACK = 1 (HSCLK = 1.5MHz to 4.2MHz)	—	112	—	

$\phi$ : Period of high-speed clock (HSCLK)



Package Dimensions

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact our responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

**REVISION HISTORY**

Document No.	Date	Page		Description
		Previous Edition	Current Edition	
FEDL610421-01	Apr. 12, 2011	–	–	Formally edition 1

## NOTICE

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

Copyright 2011 LAPIS Semiconductor Co., Ltd.