

# HM51W4160A/AL Series

Preliminary

262,144-Word x 16-Bit Dynamic Random Access Memory

## DESCRIPTION

The Hitachi HM51W4160A/AL are CMOS dynamic RAM organized as 262,144-word x 16-bit. HM51W4160A/AL have realized higher density, higher performance and various functions by employing 0.8  $\mu$ m CMOS process technology and some new CMOS circuit design technologies. The HM51W4160A/AL offer Fast Page Mode as a high speed access mode.


Multiplexed address input permits the HM51W4160A/AL to be packaged in standard 400 mil 40-pin plastic TSOP II.

Internal refresh timer enables self refresh operation.

## FEATURES

- Single 3.3V ( $\pm 0.3$ V)
- High Speed
  - Access Time ..... 70 ns/80 ns/100 ns (max)
- Low Power Dissipation
  - Active Mode ..... 288 mW/234 mW/198 mW (max)
  - Standby Mode ..... 7.2 mW (max)
  - 0.36 mW (max) (L-Version)
- Fast Page Mode Capability
- 1,024 Refresh Cycles ..... (16 ms)
- ..... (128 ms) (L-Version)
- 2  $\overline{\text{CAS}}$  Byte Control
- 2 Variations of Refresh
  - $\overline{\text{RAS}}$  Only Refresh
  - $\overline{\text{CAS}}$  Before  $\overline{\text{RAS}}$  Refresh
- Battery Back-up Operation (L-Version)
- Self Refresh Operation

HM51W4160ATT/ALTT/ARR/ALRR Series



(TTP-40DB)



## ORDERING INFORMATION

Part No.	Access Time	Package
HM51W4160ATT-7	70 ns	400 mil 40-pin Plastic TSOP II (TTP-40DB)
HM51W4160ATT-8	80 ns	
HM51W4160ATT-10	100 ns	
HM51W4160ALTT-7	70 ns	400 mil 40-pin Plastic TSOP II (TTP-40DB)
HM51W4160ALTT-8	80 ns	
HM51W4160ALTT-10	100 ns	
HM51W4160ARR-7	70 ns	400 mil 40-pin Plastic TSOP II (TTP-40DB)
HM51W4160ARR-8	80 ns	
HM51W4160ARR-10	100 ns	
HM51W4160ALRR-7	70 ns	400 mil 40-pin Plastic TSOP II (TTP-40DB)
HM51W4160ALRR-8	80 ns	
HM51W4160ALRR-10	100 ns	

3

HM51W4160A/AL Series


■ PIN OUT



■ PIN DESCRIPTION

Pin Name	Function
A <sub>0</sub> -A <sub>9</sub>	Address Input —Row Address A <sub>0</sub> -A <sub>9</sub> —Column Address A <sub>0</sub> -A <sub>7</sub> —Refresh Address A <sub>0</sub> -A <sub>9</sub>
I/O <sub>0</sub> -I/O <sub>15</sub>	Data-in/Data-out
RAS	Row Address Strobe
UCAS, LCAS	Column Address Strobe
WE	Read/Write Enable
OE	Output Enable
VCC	Power (+ 3.3V)
VSS	Ground

■ BLOCK DIAGRAM



1072-3

3

## HM51W4160A/AL Series

## ■ TRUTH TABLE

Inputs					I/O		Operation
RAS	LCAS	UCAS	WE	OE	I/O <sub>0</sub> -I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	
H	H	H	H	H	High-Z	High-Z	Standby
L	H	H	H	H	High-Z	High-Z	Refresh
L	L	H	H	L	D <sub>out</sub>	High-Z	Lower Byte Read
L	H	L	H	L	High-Z	D <sub>out</sub>	Upper Byte Read
L	L	L	H	L	D <sub>out</sub>	D <sub>out</sub>	Word Read
L	L	H	L	H	D <sub>in</sub>	Don't Care	Lower Byte Write
L	H	L	L	H	Don't Care	D <sub>in</sub>	Upper Byte Write
L	L	L	L	H	D <sub>in</sub>	D <sub>in</sub>	Word Write
L	L	L	H	H	High-Z	High-Z	CBR Refresh or Self Refresh
H to L	L	H	—	—	High-Z	High-Z	
H to L	H	L	—	—	High-Z	High-Z	
H to L	L	L	—	—	High-Z	High-Z	

## ■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V <sub>SS</sub>	V <sub>T</sub>	-0.5 to +4.6	V
Supply Voltage Relative to V <sub>SS</sub>	V <sub>CC</sub>	-0.5 to +4.6	V
Short Circuit Output Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>T</sub>	1.0	W
Operating Temperature	T <sub>opr</sub>	0 to +70	°C
Storage Temperature	T <sub>stg</sub>	-55 to +125	°C

## ■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions (T<sub>A</sub> = 0 to +70°C)<sup>2</sup>

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply Voltage	V <sub>SS</sub>	0	0	0	V	
	V <sub>CC</sub>	3.0	3.3	3.6	V	1
Input High Voltage	V <sub>IH</sub>	2.0	—	V <sub>CC</sub> + 0.3	V	1
Input Low Voltage	V <sub>IL</sub>	-0.3	—	0.8	V	1

- Notes: 1. All voltage referenced to V<sub>SS</sub>.  
 2. The supply voltage with all V<sub>CC</sub> pins must be on the same level.  
 The supply voltage with all V<sub>SS</sub> pins must be on the same level.

## HM51W4160A/AL Series

• DC Electrical Characteristics ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ ,  $V_{SS} = 0\text{V}$ )

Parameter	Symbol	HM51W4160A/AL-7		HM51W4160A/AL-8		HM51W4160A/AL-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	$I_{CC1}$	—	80	—	65	—	55	mA	RAS Cycling LCAS or UCAS Cycling $t_{RC} = \text{Min}$	1, 2
Standby Current	$I_{CC2}$	—	2	—	2	—	2	mA	TTL Interface RAS, LCAS, UCAS = $V_{IH}$ $D_{out} = \text{High-Z}$	
		—	1	—	1	—	1	mA	CMOS Interface RAS, LCAS, UCAS, $\overline{WE}$ , $\overline{OE} \geq V_{CC} - 0.2\text{V}$ $D_{out} = \text{High-Z}$	
Standby Current (L-Version)		—	100	—	100	—	100	$\mu\text{A}$	CMOS Interface RAS, LCAS, $\overline{OE}$ , $\overline{WE}$ , UCAS $\geq V_{CC} - 0.2\text{V}$ $D_{out} = \text{High-Z}$	
RAS Only Refresh Current	$I_{CC3}$	—	75	—	62	—	45	mA	$t_{RC} = \text{Min}$	2
Standby Current	$I_{CC5}$	—	5	—	5	—	5	mA	RAS = $V_{IH}$ , LCAS or UCAS = $V_{IL}$ , $D_{out} = \text{Enable}$	1
CAS Before RAS Refresh Current	$I_{CC6}$	—	75	—	62	—	45	mA	$t_{RC} = \text{Min}$	2
Fast Page Mode Current	$I_{CC7}$	—	95	—	80	—	75	mA	$t_{PC} = \text{Min}$	1, 3
Battery Back-up Current (Standby with CBR Refresh) (L-Version)	$I_{CC10}$	—	100	—	100	—	100	$\mu\text{A}$	Standby: CMOS Interface $D_{out} = \text{High-Z}$ CBR Refresh: $t_{RC} = 125 \mu\text{s}$ $t_{RAS} \leq 1 \mu\text{s}$ , LCAS, UCAS = $V_{IL}$ , $\overline{WE}$ , $\overline{OE} = V_{IH}$	4
Self Refresh Mode Current	$I_{CC11}$	—	1	—	1	—	1	mA	CMOS Interface RAS, LCAS, UCAS $\leq 0.2\text{V}$ , $D_{out} = \text{High-Z}$	
Self Refresh Mode Current (L-Version)		—	100	—	100	—	100	$\mu\text{A}$	CMOS Interface RAS, LCAS, UCAS $\leq 0.2\text{V}$ , $D_{out} = \text{High-Z}$	
Input Leakage Current	$I_{LI}$	-10	10	-10	10	-10	10	$\mu\text{A}$	$0\text{V} \leq V_{in} \leq 4.6\text{V}$	
Output Leakage Current	$I_{LO}$	-10	10	-10	10	-10	10	$\mu\text{A}$	$0\text{V} \leq V_{out} \leq 4.6\text{V}$ $D_{out} = \text{Disable}$	
Output High Voltage	$V_{OH}$	2.4	$V_{CC}$	2.4	$V_{CC}$	2.4	$V_{CC}$	V	High $I_{out} = -2.0 \mu\text{A}$	
Output Low Voltage	$V_{OL}$	0	0.4	0	0.4	0	0.4	V	Low $I_{out} = 2.0 \mu\text{A}$	

- Notes: 1.  $I_{CC}$  depends on output load condition when the device is selected.  $I_{CC}$  max is specified at the output open condition.  
 2. Address can be changed  $\leq 1$  time while RAS =  $V_{IL}$ .  
 3. Address can be changed  $\leq 1$  time while LCAS and UCAS =  $V_{IH}$ .  
 4.  $V_{IH} \geq V_{CC} - 0.2\text{V}$ ,  $V_{IL} \leq 0.2\text{V}$ . Address can be changed  $\leq 1$  time while LCAS and UCAS =  $V_{IL}$ .  
 5. All the  $V_{CC}$  pins shall be supplied with the same voltage. And all the  $V_{SS}$  pins shall be supplied with the same voltage.

**HM51W4160A/AL Series**

• **Capacitance** ( $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ )

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	$C_{I1}$	—	5	pF	1
Input Capacitance (Clocks)	$C_{I2}$	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.  
 2.  $\overline{\text{LCAS}}$  and  $\overline{\text{UCAS}} = V_{IH}$  to disable  $D_{out}$ .

• **AC Characteristics** ( $T_A = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$ ,  $V_{SS} = 0\text{V}$ )<sup>1, 14, 15, 17, 18</sup>

**Test Conditions**

- Input rise and fall times ..... 5 ns
- Input timing reference levels ..... 0.8V, 2.0V
- Output load ..... 1 TTL Gate +  $C_L$  (100 pF) (Including scope and jig)

**Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)**

Parameter	Symbol	HM51W4160A/AL-7		HM51W4160A/AL-8		HM51W4160A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	$t_{RC}$	130	—	150	—	180	—	ns	
$\overline{\text{RAS}}$ Precharge Time	$t_{RP}$	50	—	60	—	70	—	ns	
$\overline{\text{RAS}}$ Pulse Width	$t_{RAS}$	70	10000	80	10000	100	10000	ns	
$\overline{\text{CAS}}$ Pulse Width	$t_{CAS}$	20	10000	20	10000	25	10000	ns	23
Row Address Setup Time	$t_{ASR}$	0	—	0	—	0	—	ns	
Row Address Hold Time	$t_{RAH}$	10	—	10	—	15	—	ns	
Column Address Setup Time	$t_{ASC}$	0	—	0	—	0	—	ns	19
Column Address Hold Time	$t_{CAH}$	15	—	15	—	20	—	ns	19
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	$t_{RCD}$	20	50	20	60	25	75	ns	8
$\overline{\text{RAS}}$ to Column Address Delay Time	$t_{RAD}$	15	35	15	40	20	55	ns	9
$\overline{\text{CAS}}$ Hold Time	$t_{RSH}$	20	—	20	—	25	—	ns	
$\overline{\text{CAS}}$ Hold Time	$t_{CSH}$	70	—	80	—	100	—	ns	
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	$t_{CRP}$	10	—	10	—	10	—	ns	20
$\overline{\text{OE}}$ to $D_{in}$ Delay Time	$t_{ODD}$	20	—	20	—	25	—	ns	
$\overline{\text{OE}}$ Delay Time from $D_{in}$	$t_{DZO}$	0	—	0	—	0	—	ns	
$\overline{\text{CAS}}$ Setup Time from $D_{in}$	$t_{DZC}$	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	$t_T$	3	50	3	50	3	50	ns	7
Refresh Period	$t_{REF}$	—	16	—	16	—	16	ms	
Refresh Period (L-Version)	$t_{REF}$	—	128	—	128	—	128	ms	

**Read Cycle**

Parameter	Symbol	HM51W4160A/AL-7		HM51W4160A/AL-8		HM51W4160A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	$t_{RAC}$	—	70	—	80	—	100	ns	2, 27
Access Time from $\overline{\text{CAS}}$	$t_{CAC}$	—	20	—	20	—	25	ns	4, 13, 27
Access Time from Address	$t_{AA}$	—	35	—	40	—	45	ns	5, 13, 27
Access Time from $\overline{\text{OE}}$	$t_{OAC}$	—	20	—	20	—	25	ns	23, 27
Read Command Setup Time	$t_{RCS}$	0	—	0	—	0	—	ns	19
Read Command Hold Time to $\overline{\text{CAS}}$	$t_{RCH}$	0	—	0	—	0	—	ns	16, 19
Read Command Hold Time to $\overline{\text{RAS}}$	$t_{RRH}$	0	—	0	—	0	—	ns	16
Column Address to $\overline{\text{RAS}}$ Lead Time	$t_{RAL}$	35	—	40	—	45	—	ns	
Output Buffer Turn-off Time	$t_{OFF1}$	0	15	0	15	0	20	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	$t_{OFF2}$	0	15	0	15	0	20	ns	6
$\overline{\text{CAS}}$ to $D_{in}$ Delay Time	$t_{CDD}$	15	—	15	—	20	—	ns	

## Write Cycle

Parameter	Symbol	HM51W4160A/AL-7		HM51W4160A/AL-8		HM51W4160A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t <sub>WCS</sub>	0	—	0	—	0	—	ns	10, 19
Write Command Hold Time	t <sub>WCH</sub>	15	—	15	—	20	—	ns	19
Write Command Pulse Width	t <sub>WP</sub>	10	—	10	—	20	—	ns	
Write Command to $\overline{\text{RAS}}$ Lead Time	t <sub>WRWL</sub>	20	—	20	—	25	—	ns	
Write Command to $\overline{\text{CAS}}$ Lead Time	t <sub>CWL</sub>	20	—	20	—	25	—	ns	21
Data-in Setup Time	t <sub>DS</sub>	0	—	0	—	0	—	ns	11
Data-in Hold Time	t <sub>DH</sub>	15	—	15	—	20	—	ns	11
CAS to $\overline{\text{OE}}$ Delay Time	t <sub>COD</sub>	—	0	—	0	—	0	ns	23

## Read-Modify-Write Cycle

Parameter	Symbol	HM51W4160A/AL-7		HM51W4160A/AL-8		HM51W4160A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t <sub>RWC</sub>	180	—	200	—	245	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>RWD</sub>	95	—	105	—	135	—	ns	10
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t <sub>CWD</sub>	45	—	45	—	60	—	ns	10
Column Address to $\overline{\text{WE}}$ Delay Time	t <sub>AWD</sub>	60	—	65	—	80	—	ns	10, 13
$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	t <sub>OEH</sub>	20	—	20	—	25	—	ns	

## Refresh Cycle

Parameter	Symbol	HM51W4160A/AL-7		HM51W4160A/AL-8		HM51W4160A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{CAS}}$ Setup Time ( $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t <sub>CSR</sub>	10	—	10	—	10	—	ns	19
$\overline{\text{CAS}}$ Hold Time ( $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle)	t <sub>CHR</sub>	10	—	10	—	10	—	ns	20
$\overline{\text{RAS}}$ Precharge to $\overline{\text{CAS}}$ Hold Time	t <sub>RPC</sub>	10	—	10	—	10	—	ns	19
$\overline{\text{CAS}}$ Precharge Time in Normal Mode	t <sub>CPN</sub>	10	—	10	—	10	—	ns	22

## Self Refresh Cycle

Parameter	Symbol	HM51W4160A/AL-7		HM51W4160A/AL-8		HM51W4160A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
$\overline{\text{RAS}}$ Pulse Width (Self Refresh Cycle)	t <sub>RASS</sub>	100	—	100	—	100	—	$\mu\text{s}$	
$\overline{\text{RAS}}$ Precharge Time (Self Refresh Cycle)	t <sub>RPS</sub>	130	—	150	—	180	—	ns	
$\overline{\text{CAS}}$ Hold Time (Self Refresh Cycle)	t <sub>CHS</sub>	— 50	—	— 50	—	— 50	—	ns	21

## HM51W4160A/AL Series

## Fast Page Mode Cycle

Parameter	Symbol	HM51W4160A/AL-7		HM51W4160A/AL-8		HM51W4160A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	t <sub>PC</sub>	45	—	50	—	55	—	ns	
Fast Page Mode $\overline{\text{CAS}}$ Precharge Time	t <sub>CP</sub>	10	—	10	—	10	—	ns	22
Fast Page Mode $\overline{\text{RAS}}$ Pulse Width	t <sub>RASC</sub>	—	100000	—	100000	—	100000	ns	12
Access Time from $\overline{\text{CAS}}$ Precharge	t <sub>ACP</sub>	—	40	—	45	—	50	ns	13, 20, 27
$\overline{\text{RAS}}$ Hold Time from $\overline{\text{CAS}}$ Precharge	t <sub>RHCP</sub>	40	—	45	—	50	—	ns	
Fast Page Mode Read-Modify-Write Cycle $\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	t <sub>CPW</sub>	65	—	70	—	85	—	ns	
Fast Page Mode Read-Modify-Write Cycle Time	t <sub>PCM</sub>	95	—	100	—	110	—	ns	


- Notes:
- AC measurements assume  $t_T = 5$  ns.
  - Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$ . If  $t_{\text{RCD}}$  or  $t_{\text{RAD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  exceeds the value shown.
  - Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
  - Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$ .
  - Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$ .
  - t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
  - Operation with the t<sub>RCD</sub> (max) limit insures t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - Operation with the t<sub>RAD</sub> (max) limit insures t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
  - t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub> and t<sub>AWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t<sub>WCS</sub>  $\geq$  t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub>  $\geq$  t<sub>RWD</sub> (min), t<sub>CWD</sub>  $\geq$  t<sub>CWD</sub> (min), t<sub>AWD</sub>  $\geq$  t<sub>AWD</sub> (min) and t<sub>CPW</sub>  $\geq$  t<sub>CPW</sub> (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in an early write and to  $\overline{\text{WE}}$  leading edge in a delayed write or a read-modify-write cycle.
  - t<sub>RASC</sub> defines  $\overline{\text{RAS}}$  pulse width in fast page mode cycles.
  - Access time is determined by the longer of t<sub>AA</sub> or t<sub>CAC</sub> or t<sub>ACP</sub>.
  - An initial pause of 100  $\mu$ s is required after power up followed by a minimum of eight initialization cycles ( $\overline{\text{RAS}}$  only refresh cycle or  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles is required.
  - In delayed write or read-modify-write cycles,  $\overline{\text{OE}}$  must disable output buffer prior to applying data to the device.
  - Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycle.
  - When both  $\overline{\text{LCAS}}$  and  $\overline{\text{UCAS}}$  go low at the same time, all 16-bits data are written into the device.  $\overline{\text{LCAS}}$  and  $\overline{\text{UCAS}}$  cannot be staggered within the same write/read cycles.
  - All the V<sub>CC</sub> and V<sub>SS</sub> pins shall be supplied with the same voltages.
  - t<sub>ASC</sub>, t<sub>CAH</sub>, t<sub>RCS</sub>, t<sub>RCH</sub>, t<sub>WCS</sub>, t<sub>WCH</sub>, t<sub>CSR</sub>, and t<sub>RPC</sub> are determined by the earlier falling edge of  $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$ .
  - t<sub>CRP</sub>, t<sub>CHR</sub>, t<sub>ACP</sub>, and t<sub>CPW</sub> are determined by the later rising edge of  $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$ .
  - t<sub>CWL</sub>, t<sub>DH</sub>, t<sub>DS</sub> and t<sub>CHS</sub> should be satisfied by both  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$ .
  - t<sub>CPN</sub> and t<sub>CP</sub> are determined by the time that both  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$  are high.
  - When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large V<sub>CC</sub>/V<sub>SS</sub> line noise, which causes to degrade V<sub>IH</sub> min/V<sub>IL</sub> max level.
  - If you use distributed CBR refresh mode with 15.6  $\mu$ s interval in normal read/write cycle, CBR refresh should be executed within 15.6  $\mu$ s immediately after exiting from and before entering into self refresh mode.
  - If you use  $\overline{\text{RAS}}$  only refresh or CBR burst refresh mode in normal read/write cycle, 1024 cycles of distributed CBR refresh with 15.6  $\mu$ s interval should be executed within 16 ms immediately after exiting from and before entering into the self refresh mode.
  - Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.
  - Measured with a load equivalent to 1 TTL load and 100 pF (V<sub>OH</sub> = 2.0V, V<sub>OL</sub> = 0.8V).




**Notes Concerning 2CAS Control**

Please do not separate the  $\overline{UCAS}/\overline{LCAS}$  operation timing intentionally. However skew between  $\overline{UCAS}/\overline{LCAS}$  are allowed under the following conditions.

- (1) Each of the  $\overline{UCAS}/\overline{LCAS}$  should satisfy the timing specifications individually.
- (2) Different operation mode for upper/lower byte is not allowed; such as the following.




- (3) Closely separated upper/lower byte control is not allowed. However when the condition ( $t_{CP} \leq t_{UL}$ ) is satisfied, fast page mode can be performed.




HM51W4160A/AL Series

■ TIMING WAVEFORMS

• Read Cycle




• Early Write Cycle



3


HM51W4160A/AL Series

• Delayed Write Cycle



1072-8


• Read-Modify-Write Cycle




3

HM51W4160A/AL Series

• RAS Only Refresh Cycle



• CAS Before RAS Refresh Cycle




3





• Fast Page Mode Early Write Cycle




3

1072-19

HM51W4160A/AL Series

• Fast Page Mode Delayed Write Cycle




1072-14



## HM51W4160A/AL Series

## • Self Refresh Cycle



The low self refresh current is achieved by introducing extremely long internal refresh cycle. Therefore some care needs to be taken on the refresh.

1. Please do not use  $t_{RASS}$  timing,  $10 \mu s \leq t_{RASS} \leq 100 \mu s$ . During this period, the device is in transition state from normal operation mode to self refresh mode. If  $t_{RASS} \geq 100 \mu s$ , then  $\overline{RAS}$  precharge time should use  $t_{RPS}$  instead of  $t_{RP}$ .
2. If you use  $\overline{RAS}$  only refresh or CBR burst refresh mode in normal read/write cycle, 1024 cycles of distributed CBR refresh with  $15.6 \mu s$  interval should be executed with 16 ms immediately after exiting from and before entering into the self refresh mode.
3. If you use distributed CBR refresh mode with  $15.6 \mu s$  interval in normal read/write cycle, CBR refresh should be executed within  $15.6 \mu s$  immediately after exiting from and before entering into self refresh mode.
4. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.