


ST3401SRG

DESCRIPTION

ST3401RSG is the P-Channel logic enhancement mode power field effect transistor which is produced using high cell density DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management, other battery powered circuits, and low in-line power loss are required. The product is in a very small outline surface mount package.

PIN CONFIGURATION SOT-23




1.Gate 2.Source 3.Drain


FEATURE

- -30V/-4.0A, $R_{DS(ON)} = 55m\Omega$ (Typ.) @ $V_{GS} = -10V$
- -30V/-3.2A, $R_{DS(ON)} = 62m\Omega$ @ $V_{GS} = -4.5V$
- -30V/-1.2A, $R_{DS(ON)} = 90m\Omega$ @ $V_{GS} = -2.5V$
- Super high density cell design for Extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability
- SOT-23 package design

PART MARKING SOT-23



Y: Year Code A: Process Code



ST3401SRG**ABSOLUTE MAXIMUM RATINGS** (Ta = 25°C Unless otherwise noted)

Parameter	Symbol	Typical	Unit
Drain-Source Voltage	V _{DSS}	-30	V
Gate-Source Voltage	V _{GSS}	±12	V
Continuous Drain Current (T _J =150°C)	I _D	-4.0	A
		-3.2	
Pulsed Drain Current	I _{DM}	-15	A
Continuous Source Current (Diode Conduction)	I _S	-1.0	A
Power Dissipation	P _D	1.20	W
		0.8	
Operation Junction Temperature	T _J	150	°C
Storage Temperature Range	T _{STG}	-55/150	°C
Thermal Resistance-Junction to Ambient	R _{θJA}	120	°C/W

ST3401SRG

ELECTRICAL CHARACTERISTICS (Ta = 25°C Unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
Static						
Drain-Source Breakdown Voltage	$V_{(BR)DSS}$	$V_{GS}=0V, I_D=-250\mu A$	-30			V
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=-250\mu A$	-0.4		-1.0	V
Gate Leakage Current	I_{GSS}	$V_{DS}=0V, V_{GS}=\pm 12V$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=-24V, V_{GS}=0V$			-1	uA
		$V_{DS}=-24V, V_{GS}=0V$ $T_J=55^\circ C$			-10	
Drain-source On-Resistance	$R_{DS(on)}$	$V_{GS}=-10V, I_D=-4.0A$ $V_{GS}=-4.5V, I_D=-3.2A$ $V_{GS}=-2.5V, I_D=-1.2A$		55 62 90	61 70 98	$m\Omega$
Forward Transconductance	g_{fs}	$V_{DS}=-5V, I_D=-4.0V$		10		S
Diode Forward Voltage	V_{SD}	$I_S=-1.0A, V_{GS}=0V$			-1.2	V
Dynamic						
Total Gate Charge	Q_g	$V_{DS}=-15V$ $V_{GS}=-10V$ $I_D=-4.0A$		14	21	nC
Gate-Source Charge	Q_{gs}			1.9		
Gate-Drain Charge	Q_{gd}			3.7		
Input Capacitance	C_{iss}	$V_{DS}=-15V$ $V_{GS}=0V$ $F=1MHz$		540		pF
Output Capacitance	C_{oss}			131		
Reverse Transfer Capacitance	C_{rss}			105		
Turn-On Time	$t_{d(on)}$ t_r	$V_{DS}=-15V$ $V_{GS}=-15V$ $I_D=-1A$ $R_L=6\Omega$ $R_G=-10\Omega$		10	15	nS
Turn-Off Time	$t_{d(off)}$ t_f			15	25	
				31	50	
				20	30	