

# SPP3407

## DESCRIPTION

The SPP3407 is the P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology.

This high density process is especially tailored to minimize on-state resistance.

These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and other battery powered circuits, and low in-line power loss are needed in a very small outline surface mount package.



## FEATURES

- ◆  $-30V/-4.0A, R_{DS(ON)} = 60m\Omega @ V_{GS} = -10V$
- ◆  $-30V/-3.2A, R_{DS(ON)} = 80m\Omega @ V_{GS} = -4.5V$
- ◆ Super high density cell design for extremely low  $R_{DS(ON)}$
- ◆ Exceptional on-resistance and maximum DC current capability
- ◆ SOT-23-3L package design


## APPLICATIONS

- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter

## PIN CONFIGURATION(SOT-23-3L)



## PART MARKING



Y : Year Code  
W : Week Code

## PIN DESCRIPTION

Pin	Symbol	Description
1	G	Gate
2	S	Source
3	D	Drain

## ORDERING INFORMATION

Part Number	Package	Part Marking
SPP3407S23RG	SOT-23-3L	A7YW

※ Week Code : A ~ Z ( 1 ~ 26 ) ; a ~ z ( 27 ~ 52 )

※ SPP3407S23RG : Tape Reel ; Pb – Free

## ABSOLUTE MAXIMUM RATINGS

(TA=25°C Unless otherwise noted)

Parameter	Symbol	Typical	Unit
Drain-Source Voltage	V <sub>DSS</sub>	-30	V
Gate –Source Voltage	V <sub>GSS</sub>	±20	V
Continuous Drain Current(T <sub>J</sub> =150°C)	I <sub>D</sub>	TA=25°C	-3.6
		TA=70°C	-3.0
Pulsed Drain Current	I <sub>DM</sub>	-15	A
Continuous Source Current(Diode Conduction)	I <sub>S</sub>	-1.0	A
Power Dissipation	P <sub>D</sub>	TA=25°C	1.25
		TA=70°C	0.8
Operating Junction Temperature	T <sub>J</sub>	150	°C
Storage Temperature Range	T <sub>STG</sub>	-55/150	°C
Thermal Resistance-Junction to Ambient	R <sub>θJA</sub>	120	°C/W

## ELECTRICAL CHARACTERISTICS

(T<sub>A</sub>=25°C Unless otherwise noted)

Parameter	Symbol	Conditions	Min.	Typ	Max.	Unit
<b>Static</b>						
Drain-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =-250uA	-30			V
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250uA	-1.0		-3.0	
Gate Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> =0V, V <sub>GS</sub> =±20V			±100	nA
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-24V, V <sub>GS</sub> =0V			-1	uA
		V <sub>DS</sub> =-24V, V <sub>GS</sub> =0V T <sub>J</sub> =55°C			-10	
On-State Drain Current	I <sub>D(on)</sub>	V <sub>DS</sub> ≤ -5V, V <sub>GS</sub> =-10V	-10			A
Drain-Source On-Resistance	R <sub>Ds(on)</sub>	V <sub>GS</sub> =-10V, I <sub>D</sub> =-4.0A		0.045	0.060	Ω
		V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-3.2A		0.060	0.080	
Forward Transconductance	g <sub>fs</sub>	V <sub>DS</sub> =-5.0V, I <sub>D</sub> =-4.0A		10		S
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> =-1.0A, V <sub>GS</sub> =0V		-0.8	-1.2	V
<b>Dynamic</b>						
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =-15V, V <sub>GS</sub> =-10V I <sub>D</sub> =-4.0A		14	21	nC
Gate-Source Charge	Q <sub>gs</sub>			1.9		
Gate-Drain Charge	Q <sub>gd</sub>			3.7		
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =-15V, V <sub>GS</sub> =0V f=1MHz		540		pF
Output Capacitance	C <sub>oss</sub>			131		
Reverse Transfer Capacitance	C <sub>rss</sub>			105		
Turn-On Time	t <sub>d(on)</sub>	V <sub>DD</sub> =-15V, R <sub>L</sub> =15Ω I <sub>D</sub> =-1.0A, V <sub>GEN</sub> =-10V R <sub>G</sub> =6Ω		10	15	ns
	t <sub>r</sub>			15	25	
Turn-Off Time	t <sub>d(off)</sub>			31	50	
	t <sub>f</sub>			20	30	