

# NCS29001

## LED Backlight Driver

The NCS29001 is an integrated LED driver used in LCD display backlighting applications. A configurable bill of materials allows the designer to create a highly efficient solution for a variety of LCD screen sizes. The NCS29001 uses a boost type converter to deliver constant current in a string of LEDs. High accuracy PWM dimming is supported for a frequency up to 500 Hz. The integrated soft start function provides excellent control during the power up sequence to avoid current overshoot. The device protects against output overvoltage, open / short LED, and thermal overload. The NCS29001 is offered in the cost effective SOIC-14 package.

### Features

- 8.5 V to 18 V Input Voltage Range
- $\pm 1\%$  Vref Voltage Accuracy to set LED Current
- PWM Controlled Dimming
- Soft Start Limits In-Rush Current
- Open Feedback Protection
- Open LED Protection
- Short LED Protection
- LED String Cathode Short to ground Protection
- Max Duty Cycle Above 90%
- SOIC-14 Package
- This is a Pb-Free Device

### Typical Application


- TFT-LCD TV Panels
- LCD Monitor Panels




**ON Semiconductor®**

<http://onsemi.com>

### MARKING DIAGRAM




**SOIC-14 NB  
CASE 751A**



NCS29001= Specific Device Code  
A = Assembly Location  
WL = Wafer Lot  
Y = Year  
WW = Work Week  
G = Pb-Free Package

### PIN CONNECTIONS



### ORDERING INFORMATION

See detailed ordering and shipping information on page 15 of this data sheet.




Figure 1. Block Diagram

# NCS29001

## PINOUT ASSIGNMENT




Figure 2. NCS29001 Pinout

## PIN DESCRIPTION

| Pin # | Symbol | Type   | Description   |
|-------|--------|--------|---|
| 1     | VIN    | Input  | VIN supply input. Small 1.0 $\mu$ F low ESR bypass capacitor required from VIN to GND.  |
| 2     | VREF   | Output | 5 V / 10 mA reference voltage. Small 1.0 $\mu$ F low ESR bypass capacitor required from VREF to GND.  |
| 3     | GND    | Ground | Analog ground.  |
| 4     | PWMin  | Output | PWM dimming control input.  |
| 5     | RT     | Output | The resistor connected between RT and GND sets the switching frequency  |
| 6     | FBP    | Input  | The reference voltage for the feedback (FBN). Reference level can be adjusted from 0.5 V up to 3.0 V using an external voltage divider.   |
| 7     | STBY   | Input  | The converter enters in standby mode when STBY is floating or pulled high. When STBY goes from low to high the circuit will discharge the capacitors on the COMP pin and keep PWMout high to discharge the output capacitor. STBY must remain high for 50 ms before the part enters standby mode. |
| 8     | OVP    | Output | This pin provides the overvoltage protection for the converter. When the voltage at this pin exceeds 1.2 V, the boost converter stops immediately and the device enters standby mode.   |
| 9     | COMP   | Power  | Loop compensation pin   |
| 10    | FBN    | Input  | Feedback pin and LED cathode connection. External resistor from FBN to GND sets the LED current.  |
| 11    | PWMout | Output | PWM dimming output driver.  |
| 12    | PGND   | Ground | Power ground.   |
| 13    | CS     | Power  | This pin is used to sense the drain current of the external power MOSFET. It includes a built-in blanking time.   |
| 14    | GATE   | Output | This pin is the output GATE driver for an external N-channel power MOSFET   |

# NCS29001

## ATTRIBUTES

| Characteristics  | Values               |
|--|----------------------|
| ESD protection (all pins)<br>Human Body Model (HBM) (Note 1)<br>Machine Model (MM) | 2 kV<br>150 V        |
| Moisture sensitivity (Note 2)  | Level 1              |
| Flammability Rating Oxygen Index: 28 to 34   | UL 94 V-0 @ 0.125 in |
| Meets or exceeds JEDEC Spec EIA/JESD78 IC Latch-up Test                            |                      |

1. Human Body Model (HBM), R = 1500  $\Omega$ , C = 100 pF.
2. For additional information, see Application Note AND8003/D.

## ABSOLUTE MAXIMUM RATINGS

| Rating          | V <sub>MIN</sub> | V <sub>MAX</sub> | Unit |
|-----------------|------------------|------------------|------|
| V <sub>IN</sub> | -0.3             | 30               | V    |
| PWMin           | -0.3             | 5.5              | V    |
| STBY            | -0.3             | 5.5              | V    |
| FBP             | -0.3             | 5.5              | V    |
| FBN             | -0.3             | 5.5              | V    |
| OVP             | -0.3             | 5.5              | V    |
| CS              | -0.3             | 5.5              | V    |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

## OPERATING CONDITIONS (T<sub>A</sub> = +25°C)

| Rating   | Min | Typ | Max | Unit       |
|--|-----|-----|-----|------------|
| V <sub>IN</sub>                                  | 8.5 | 12  | 18  | V          |
| V <sub>IL_PWMin</sub> : PWMin input low voltage  |     |     | 1   | V          |
| V <sub>IH_PWMin</sub> : PWMin input high voltage | 2   |     |     | V          |
| FBP  | 0.5 |     | 3.0 | V          |
| V <sub>IL_STBY</sub> : STBY input low voltage    |     |     | 1   | V          |
| V <sub>IH_STBY</sub> : STBY input high voltage   | 2   |     |     | V          |
| RT clock frequency resistor (Note 3)             | 20  |     | 140 | k $\Omega$ |
| Fdim dimming frequency (5 V amplitude)           | 100 |     | 300 | Hz         |
| Ddim dimming duty-cycle                          | 3   |     | 95  | %          |

NOTE: With respect to the GND pin.

3. Choose RT to keep clock frequency between 100 kHz and 500 kHz.

## THERMAL RATINGS

| Parameter                                      | Symbol                             | Rating      | Unit |
|--|------------------------------------|-------------|------|
| Junction to ambient thermal impedance (Note 4) | R <sub><math>\theta</math>JA</sub> | 150         | °C/W |
| Maximum Junction Temperature (Note 5)          | T <sub>J</sub>                     | +150        | °C   |
| Operating Ambient Temperature                  | T <sub>A</sub>                     | -40 to +85  | °C   |
| Storage temperature                            | T <sub>stg</sub>                   | -65 to +150 | °C   |

4. Power dissipation must be considered to ensure maximum junction temperature ( $\theta$ **JA**) is not exceeded.
5. Thermal Pad attached to PCB, 0 lfm airflow, and 76 mm x 76 mm copper area.

# NCS29001

## ELECTRICAL SPECIFICATIONS $V_{IN} = 12\text{ V}$ , $T_{AMB} = -40^{\circ}\text{C}$ to $85^{\circ}\text{C}$ ; typical values are at $25^{\circ}\text{C}$

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|--------|-----------|-----------|-----|-----|-----|------|
|--------|-----------|-----------|-----|-----|-----|------|

### VIN (VIN Pin)

|                |                                 |  |     |     |     |    |
|----------------|---------------------------------|--|-----|-----|-----|----|
| $I_{VIN}$      | Operating Supply Current        | $V_{IN} = 12\text{ V}$ ; $PWMin = 5\text{ V}$ ; no load, $STBY = 5\text{ V}$                             |     |     | 5   | mA |
| $I_{SHUTDOWN}$ | Shutdown Mode Supply Current    | $PWMin = GND$<br>Ambient temperature $25^{\circ}\text{C}$<br>$STBY = 5\text{ V}$                         |     |     | 12  | uA |
| UVLO           | Under Voltage Lockout Threshold | VIN Rising   | 7.5 | 8   | 8.5 | V  |
| $\Delta UVLO$  | UVLO Hysteresis                 |  |     | 475 |     | mV |
| $T_{startup}$  | Startup time                    | Time from standby falling edge to steady-state $V_{boost}$ operation with 30% dimming pattern – (Note 6) |     |     | 100 | ms |

### VREF (VREF Pin)

|                 |                     |  |      |      |      |       |
|-----------------|---------------------|--|------|------|------|-------|
| VREF            | Vref voltage        | REF bypassed with a $1\text{ }\mu\text{F}$ capacitor to GND          | 4.95 | 5    | 5.05 | V     |
| Line_Reg        | Line Regulation     | $V_{IN} = 8.5\text{ V}$ to $24\text{ V}$ at $I_{REF} = 10\text{ mA}$ |      | 0.08 | 0.20 | %     |
| Load_Reg        | Load Regulation     | $0\text{ mA} < I_{REF} < 10\text{ mA}$ at $V_{IN} = 12\text{ V}$     |      |      | 0.6  | mV/mA |
| $I_{CC} (Vref)$ | Iref output current | VREF bypassed with a $1\text{ }\mu\text{F}$ capacitor to GND         |      |      | 10   | mA    |

### GATE (GATE, RT Pins)

|                     |                                 |   |      |      |      |          |
|---------------------|---------------------------------|---|------|------|------|----------|
| $V_{OH\_GATE}$      | GATE output high voltage        | $V_{IN} = 12\text{ V}$  | 7.5  | 10   | 15   | V        |
| $I_{SOURCE}$        | GATE short circuit current      |   |      | 0.33 | 0.45 | A        |
| $I_{SINK}$          | GATE sinking current            |   |      | 0.33 | 0.45 | A        |
| $T_{RISE}$          | GATE output rise time           | Output voltage rise-time @ $C_L = 1\text{ nF}$ , 10–90% of output signal (Note 6) | –    | 40   |      | ns       |
| $T_{FALL}$          | GATE output fall time           | Output voltage fall-time @ $C_L = 1\text{ nF}$ , 90–10% of output signal (Note 6) | –    | 20   |      | ns       |
| $R_{OH}$            | Source resistance               |   |      | 13   |      | $\Omega$ |
| $R_{OL}$            | Sink resistance                 |   |      | 6.0  |      | $\Omega$ |
| $D_{LSS\_MAX}$      | Maximum Duty Cycle              | (Note 6)  | 93   | 95   |      | %        |
| $F_{OSC}$           | Boost Switching Frequency range |   | 100  |      | 500  | kHz      |
| $\pm\Delta F_{OSC}$ | Frequency Accuracy              |   | –10  |      | +10  | %        |
| $V_{RT}$            | RT pin output voltage           |   | 0.85 | 1    | 1.15 | V        |

### PWM DIMMING (PWMin, PWMout Pins)

|                  |                                   |  |      |     |      |          |
|------------------|-----------------------------------|--|------|-----|------|----------|
| $V_{OH\_PWMout}$ | PWMout output high voltage        | $V_{IN} = 12\text{ V}$   | 7.5  | 10  | 15   | V        |
| $\Delta D\_DIM$  | PWMout/PWMin Duty cycle Tolerance |  | 0.98 | 1   | 1.02 | %        |
| $T_{RISE}$       | PWMout output rise time           | Output voltage rise-time @ $C_L = 1\text{ nF}$ , 10–90% of output signal | –    | –   | 2    | us       |
| $T_{FALL}$       | PWMout output fall time           | Output voltage fall-time @ $C_L = 1\text{ nF}$ , 90–10% of output signal | –    | –   | 2    | us       |
| $I_{SOURCE}$     | PWMout short circuit current      |  |      | 15  | 20   | mA       |
| $I_{SINK}$       | PWMout sinking current            |  |      | 15  | 20   | mA       |
| $R_{OH}$         | Source resistance                 |  |      | 270 |      | $\Omega$ |
| $R_{OL}$         | Sink resistance                   |  |      | 230 |      | $\Omega$ |

6. Guaranteed by characterization and design

**NCS29001**

**ELECTRICAL SPECIFICATIONS**  $V_{IN} = 12\text{ V}$ ,  $T_{AMB} = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$ ; typical values are at  $25^{\circ}\text{C}$

| Symbol | Parameter | Condition | Min | Typ | Max | Unit |
|--------|-----------|-----------|-----|-----|-----|------|
|--------|-----------|-----------|-----|-----|-----|------|

### CURRENT SENSE (CS Pin)

|                   |   |  |  |     |     |     |
|-------------------|---|--|--|-----|-----|-----|
| V <sub>CS</sub>   | Reference voltage threshold for current clamp monitoring OCP comparator |  |  | 0.5 | 0.6 | V   |
| I <sub>RAMP</sub> | Slope compensation ramp   |  |  | 130 |     | A/s |

### PROTECTION (OVP, FBP, FBN Pins)


|                    |  |          |     |     |     |    |
|--------------------|--|----------|-----|-----|-----|----|
| V <sub>OVP</sub>   | Output Overvoltage Protection on OVP pin |          |     | 1.2 | 1.3 | V  |
| V <sub>SCP</sub>   | Short Circuit Protection on OVP pin      |          | 60  | 75  |     | mV |
| V <sub>UVPfb</sub> | Output Undervoltage Protection on FBN    |          | 60  | 75  |     | mV |
| T <sub>SD</sub>    | Thermal Shutdown                         | (Note 6) | 140 | 150 | 160 | °C |
| ΔT <sub>SD</sub>   | TSD hysteresis                           | (Note 6) |     | 15  |     | °C |

### STANDBY (STBY Pin)

|                      |                    |          |    |    |
|----------------------|--------------------|----------|----|----|
| T <sub>STANDBY</sub> | Standby mode delay | (Note 6) | 50 | ms |
|----------------------|--------------------|----------|----|----|

6. Guaranteed by characterization and design

## APPLICATION DIAGRAM



### Figure 3. Application Schematic

## APPLICATION CONDITIONS

| Symbol              | Parameter               | Condition   | Min | Typ      | Max | Unit |
|---------------------|-------------------------|---|-----|----------|-----|------|
| $V_{INIC}$          | VIN pin voltage         |   | 8.5 | 12       | 18  | V    |
| $V_{INInductor}$    | Inductor input voltage  |   | 8.5 |          | 80  |      |
| $V_{OUT}$           | Output voltage range    | $V_{OUT}/V_{INInductor} \text{ Max} = 5$<br>$V_{INInductor} = 8.5 \text{ to } 24 \text{ V} \mid V_{OUT} = 50 \text{ to } 80 \text{ V}$<br>$V_{INInductor} = 24 \text{ to } 50 \text{ V} \mid V_{OUT} = 80 \text{ to } 130 \text{ V}$<br>$V_{INInductor} = 50 \text{ to } 80 \text{ V} \mid V_{OUT} = 130 \text{ to } 240 \text{ V}$ | 50  |          | 240 | V    |
| $\eta$              | Peak efficiency         | $V_{INIC} = 12 \text{ V}, V_{OUT} = 130 \text{ V}, I_{OUT} = 200 \text{ mA}$<br>$V_{INIC} = 12 \text{ V}, V_{OUT} = 240 \text{ V}, I_{OUT} = 200 \text{ mA}$  |     | 95<br>95 |     | %    |
| $\Delta\zeta_{OYT}$ | Output Voltage Accuracy | including voltage ripple, from $-40^{\circ}\text{C}$ to $85^{\circ}\text{C}$ ,<br>$V_{INIC} = 8.5 \text{ V to } 18 \text{ V}$   | -2  |          | 2   | %    |

## POWER UP SEQUENCE




Figure 4. Soft Start Power Up from Standby

For the device to begin the soft start sequence the VIN pin voltage needs to be above the UVLO threshold and the OVP pin voltage needs to be above the  $V_{SCP}$  threshold. From standby mode soft start will begin when STBY pin goes low and PWMMin pin goes high and lasts for a fixed number of clock cycles. This ensures that smooth start up if the device is powered on from standby with a PWM input.

## STANDBY ON AND OFF SEQUENCE




Figure 5. Entering Standby Mode

The STBY pin contains an internal 5 M $\Omega$  pull-up resistor to VREF. This resistor limits current consumption when the device is in standby mode and also ensures the device will remain in standby if the STBY pin is left floating.

When the STBY goes high the boost converter will stop switching and the PWMout pin will switch, or remain high for 50 ms. This allows the output capacitor to discharge and the LED current to fall to zero. The device will be in a low power standby mode and can begin soft start from the next enable sequence.






Figure 6. Power Up State Machine

### SOFT START WITH PWM INPUT

Figure 7 below shows an example of a soft start when the device is powered up from standby with a PWM input. The PWM signal here is at 100 Hz with a duty cycle of 30%. In this case the LED reaches 100% of its programmed value in 100 ms. This time can be decreased if the PWM signal runs at a higher duty cycle.




Figure 7. Soft Start with PWM Input

### GATE AND PWMOUT PIN DRIVER CIRCUIT

Since external transistors are required for the boost converter and PWM dimming functions, the device contains an internal 10 V regulator to drive the gate of these transistors. In the case of the PWM transistor this also functions as a level translator for the PWMin input pin. When selecting external components it is important that the transistor has enough gate drive to ensure low  $R_{DS(on)}$  for the expected current.

It should be noted that the internal 10 V regulator will start to drop when the VIN voltage is sufficiently low. When the VIN voltage is 8.5 V the gate drivers will be limited to around 7.7 V.

## VREF REFERENCE VOLTAGE

The device contains an accurate 5 V reference that can supply up to 10 mA and can be accessed through the VREF pin. It can be used to program the LED feedback voltage by using a resistor divider on the FBP pin. This reference is only active when STBY = low. When the device is in standby mode the VREF pin voltage will drop to 4.2 V typical with a minimum of 3.5 V. The VREF will return to 5 V immediately when STBY is driven high.

## MINIMUM ON & OFF TIME

If the steady state duty cycle and switching frequency combine to generate short Ton times (low VOUT/VIN converter ratio), the converter will skip some cycles to regulate VOUT which will increase output voltage ripple. The timing limit is set by the intrinsic loop propagation delay and the switching frequency will be limited by the minimum ON time and OFF time.

## THE INDUCTOR SELECTION

For a given application, it is necessary to know the input voltage at the inductor (VININDUCTOR), the output current (IOUT) set by RFBN and the voltage on the FBP pin, and the switching frequency (Fsw). The inductor can be chosen using the formula below:

$$L_{\max} < \frac{1}{2 \times F_{\text{sw}} \times I_{\text{OUT}}} \times \left( \frac{V_{\text{IN}}}{V_{\text{OUT}}} \right)^2 \times (V_{\text{OUT}} - V_{\text{IN}}) \quad (\text{eq. 1})$$

The minimal inductor value is determined with the desired peak current flowing through the inductor. Using the chosen inductor value the steady state duty cycle and peak inductor current can be calculated:

$$D = \frac{\sqrt{2 \times L \times F_{\text{sw}} \times I_{\text{OUT}} \times (V_{\text{OUT}} - V_{\text{IN}})}}{V_{\text{IN}}} \quad (\text{eq. 2})$$

And the inductor peak current is now:

$$I_{\text{peak}} = \frac{V_{\text{IN}} \times D}{L \times F_{\text{sw}}} = \sqrt{\frac{2 \times I_{\text{OUT}} \times (V_{\text{OUT}} - V_{\text{IN}})}{L \times F_{\text{sw}}}} \quad (\text{eq. 3})$$

## THE CURRENT SENSE RESISTOR

Set a current limit between 2 and 2.5 times the peak inductor current to account for inductor tolerance:

$$I_{\text{limit}} = 2.5 \times I_{\text{peak}} \quad (\text{eq. 4})$$

The current limit reference fixed on the over-current protection comparator is VCS = 0.5 V and the resistance can be calculated using following the equation:

$$R_{\text{CS}} = \frac{V_{\text{CS}}}{2.5 \times I_{\text{peak}}} \quad (\text{eq. 5})$$

## SLOPE COMPENSATION

After the current sense resistor is calculated additional calculations are needed for the external slope compensation ramp. Using the RSENSE value the typical slope of the compensation ramp can be calculated:

$$M_{\text{ramp}} = \frac{1}{2} R_{\text{SENSE}} \frac{V_{\text{OUT}} - V_{\text{IN}}}{L} \quad (\text{eq. 6})$$

Using the typical value for , the external compensation resistor can be calculated as follows:

$$R_{\text{SC}} = \frac{M_{\text{RAMP}}}{I_{\text{RAMP}}} \quad (\text{eq. 7})$$

The slope compensation ramp has an offset current, , which is used to calculate the peak ramp current and finally the adjusted current sense resistor.

$$I_{\text{RAMP,peak}} = I_{\text{OFF}} + D \frac{I_{\text{RAMP}}}{R_{\text{SW}}} \quad (\text{eq. 8})$$

$$R_{\text{CS}} = \frac{V_{\text{CS}} - R_{\text{CS}} \times I_{\text{RAMP,peak}}}{I_{\text{limit}} + I_{\text{RAMP,peak}}} \quad (\text{eq. 9})$$

### OUTPUT CAPACITOR and OUTPUT VOLTAGE RIPPLE

Calculating the output voltage ripple will size the output capacitor value. The output voltage ripple equation below takes into account the parasitic impedance (ESR) of this output capacitor:

$$\Delta V_{\text{COUT}} = \frac{I_{\text{OUT}} \times (1 - D_2)}{C_{\text{OUT}} \times F_{\text{sw}}} + \text{ESR} \times I_{\text{OUT}} \quad (\text{eq. 10})$$

$$\Delta V_{\text{COUT}} = \frac{I_{\text{OUT}}}{C_{\text{OUT}} \times F_{\text{sw}}} \times \left( 1 - \frac{I_{\text{peak}} \times L \times F_{\text{sw}}}{V_{\text{OUT}} - V_{\text{IN}}} \right) + \text{ESR} \times I_{\text{OUT}} \quad (\text{eq. 11})$$

Without taking into account the ESR, the output capacitor becomes:

$$C_{\text{OUT}} > \frac{I_{\text{OUT}}}{\Delta V_{\text{OUT}} \times F_{\text{sw}}} \times \left( 1 - \frac{I_{\text{peak}} \times L \times F_{\text{sw}}}{V_{\text{OUT}} - V_{\text{IN}}} \right) \quad (\text{eq. 12})$$

If the ESR value of the selected output capacitor is high, the voltage ripple will increase. The error due to the ESR can be estimated follow the equation below:

$$\Delta V_{\text{OUTESR}} = \text{ESR} \times I_{\text{peak}} \quad (\text{eq. 13})$$

### SIZING THE COMP PIN CAPACITOR

The transistor Q1 is turned ON (reset of the duty cycle) when the Vf of the output current amplifier reaches the control output voltage  $V_c$ . The control voltage  $V_c$  is simply a reduced voltage out of the follower servicing the voltage on the COMP pin. In steady state, at  $DT_{\text{sw}}$ , the voltage at the current amplifier output is represented by the equation below:

$$V_c = I_{\text{peak}} \times R_{\text{CS}} \times G_i \quad (\text{eq. 14})$$

$$V_{\text{comp}} = V_c + V_{\text{OS}} \quad (\text{eq. 15})$$

$V_{\text{comp}}$  = COMP pin output voltage

$V_c$  = Voltage Control of the transconductance amplifier

$V_{\text{OS}}$  = voltage offset of the transconductance amplifier

$$V_f = \frac{V_{\text{IN}} \times D \times R_{\text{CS}} \times G_i}{L \times F_{\text{sw}}} \quad (\text{eq. 16})$$

$$i = C \times \frac{dv}{dt} \Rightarrow C_{\text{comp}} = \frac{i_{\text{EA}} \times t_{\text{rise}}}{V_{\text{comp}}} = \frac{i_{\text{EA}} \times t_{\text{rise}}}{V_c + V_{\text{OS}}} \quad (\text{eq. 17})$$

$i_{\text{EA}}$  = 4  $\mu\text{A}$  error amplifier output current capability

$t_{\text{rise}}$  = soft start time

$V_{\text{OS}}$  = 0.9 V voltage offset due to the follower

So

$$C_{\text{comp}} < \frac{i_{\text{EA}} \times t_{\text{rise}}}{V_c + V_{\text{OS}}} \quad (\text{eq. 18})$$

$$C_{\text{comp}} = 0.7 \times \frac{i_{\text{EA}} \times 30 \text{ ms}}{\frac{V_{\text{IN}} \times D \times R_{\text{CS}} \times G_i}{L \times F_{\text{sw}}} + V_{\text{OS}}} \quad (\text{eq. 19})$$

During the soft start and with the dimming function activated, the COMP pin voltage is rising during 30 ms within the 100 ms soft start time so  $V_{\text{comp}}$  holds for another during 70 ms afterwards. Attention needs to be brought to the DC voltage rating. As the capacitor value decreases and the DC voltage increases, the value chosen needs to be

### SIZING THE $R_{comp}$ RESISTOR for the LOOP STABILITY

Combining Equations 2 and 16 gives the following expression for  $I_{OUT}$ :


$$I_{OUT} = \frac{V_f^2 \times L \times F_{sw}}{2 \times (V_{OUT} - V_{IN}) \times (R_{CS} \times G_i)^2} \quad (\text{eq. 20})$$

To obtain the small signal equation, partial derivatives of the output current are calculated with respect to the control voltage  $V_C$  and the output voltage  $V_{OUT}$ .

$$\frac{\partial I_{OUT}}{\partial V_{OUT}} = \frac{V_C \times L \times F_{sw}}{(V_{OUT} - V_{IN}) \times (R_{CS} \times G_i)^2} \quad (\text{eq. 21})$$

$$\frac{\partial I_{OUT}}{\partial V_{OUT}} = \frac{V_C^2 \times L \times F_{sw}}{2 \times (V_{OUT} - V_{IN})^2 \times (R_{CS} \times G_i)^2} = \frac{I_{OUT}}{V_{OUT} - V_{IN}} \quad (\text{eq. 22})$$

From the AC model below the control to output transfer function can be calculated:



**Figure 8. Control to Output Transfer Function**

$$H(s) = \frac{V_{OUT}(s)}{V_C(s)} = \frac{V_{OUT}(s)}{I(s)} \times \frac{I_{OUT}(s)}{V_C(s)} \quad (\text{eq. 23})$$

$$H(s) = Z_{OUT}(s) \times \frac{I_{OUT}(s)}{V_C(s)} \quad (\text{eq. 24})$$

$$Z_{OUT}(s) = \frac{\left(ESR + \frac{1}{sC_{OUT}}\right) \times R_{eq}}{\left(ESR + \frac{1}{sC_{OUT}}\right) + R_{eq}} = R_{eq} \times \frac{1 + s \times ESR \times C_{OUT}}{1 + s \times C_{OUT}(ESR + R_{eq})} \quad (\text{eq. 25})$$

Where

$$R_{eq} = \frac{R_{ac} \times R_1}{R_{ac} + R_1}$$

$$R_1 = \frac{1}{\frac{I_{OUT}(s)}{V_{OUT}(s)}} = \frac{2 \times (V_{OUT} - V_{IN})^2 \times (R_{CS} \times G_i)^2}{V_C^2 \times F_{sw} \times L} = \frac{V_{OUT} - V_{IN}}{I_{OUT}} \quad (\text{eq. 26})$$

The dynamic resistance  $r_{AC(LED)}$  is evaluated using the LED specification.

$$R_{AC} = R_{sense} + r_{AC(LED)} \times nb_{LED} \quad (\text{eq. 27})$$

### Theory

The control to output transfer function is expressed following the formula below:

$$H(s) = H_0 \times \frac{1 + \frac{s}{\omega_z}}{1 + \frac{s}{s_p}} \quad (\text{eq. 28})$$

Where

$$H_0 = \frac{\partial I_{OUT}}{\partial V_C} \times R_{eq} = \frac{V_C \times L \times F_{sw}}{(V_{OUT} - V_{IN}) \times (R_{CS} \times G_i)^2} \times \frac{R_{AC} \times R_1}{R_{AC} + R_1} \quad (\text{eq. 29})$$

$$H_0 = \sqrt{\frac{2 \times I_{OUT} \times L \times F_{sw}}{(V_{OUT} - V_{IN})}} \times \frac{1}{R_{CS} \times G_i} \times \frac{R_{AC} \times R_1}{R_{AC} + R_1} \quad (\text{eq. 30})$$

$$f_p = \frac{1}{2\pi \times (ESR + R_{eq}) \times C_{OUT}} \quad (\text{eq. 31})$$

There is also a right half plane zero:

$$f_z = \frac{1}{2\pi \times ESR \times C_{OUT}} \quad (\text{eq. 32})$$

As the boost converter also operates in DCM, there is also a right half plane zero regulated to high frequency:

$$f_{rhpz} = \frac{2 \times f_{sw}}{2\pi \times D} \quad (\text{eq. 33})$$

Type II compensation is used to compensate the two dominant poles  $f_p$  of the control to output transfer function. The compensator zero has to be placed at the  $f_p$  frequency of the transfer function.

$$f_p = \frac{1}{2\pi \times (ESR + R_{eq}) \times C_{OUT}} = f_z = \frac{1}{2\pi \times R_{comp} \times C_{comp}} \quad (\text{eq. 34})$$

$$R_{comp} = \frac{(ESR + R_{eq}) \times C_{OUT}}{C_{comp}} \quad (\text{eq. 35})$$

The dominant pole is expressed following the equation:

$$f_{p1} = \frac{1}{2\pi \times R_{EA} \times C_{comp}} \quad (\text{eq. 36})$$




Figure 9. Slope Compensation Network

The natural second pole is expressed following the equation:

$$f_{p2} = \frac{1}{2\pi \times R_{comp} \times C_{bw}} \quad (\text{eq. 37})$$

The zero is expressed following the equation:

$$f_z = \frac{1}{2\pi \times R_{comp} \times C_{comp}} \quad (\text{eq. 38})$$

**OSCILLATOR FREQUENCY SETTING**

The simplified equation to set the switching frequency using resistor  $R_T$ :

$$f_{sw} = \frac{13750}{R_T + 5} \quad (\text{eq. 39})$$

Where:

$R_T$  is expressed in  $k\Omega$ .

$f_{sw}$  is expressed in kHz

**FBP OPTIONS**

The FBP pin is used to program the feedback voltage that sets the LED current. Typically a resistor divider is used from VREF to set the voltage between 0.5 V and 3.0 V. Additionally, to save component costs, the feedback voltage can be programmed with internal 0.8 V ( $\pm 1.5\%$ ) by tying the FBP pin to ground.

**FAULT DETECTION:**

- **Overvoltage Protection:** A resistor divider from VOUT can be used to set the overvoltage protection on the OVP pin. When the OVP pin rises above 1.2 V the converter will shut off immediately and PWMout will be held high for 50 ms to discharge the output capacitor. After this time the device will enter standby mode requires a high to low transition on the STBY pin to restart.
- **Short Circuit Protection:** A resistor divider from VOUT can be used to set the short circuit protection on the OVP pin. When the OVP pin drops below 75 mV the converter will shut off immediately and enter standby mode. A high to low transition on the STBY pin is required to restart the device.
- **Under Voltage Lockout (UVLO):** The converter will immediately shut off and enter standby when the VIN pin voltage drops below 7.5 V. When the UVLO condition is cleared, a high to low transition on the STBY pin is required to restart the device.
- **Temperature Shutdown:** When the internal die temperature reaches 150°C, the device will behave the same as in the overvoltage condition.

**Layout Guidance**

In switching converters it is important to use wide, short traces for components in the main switching path. Resistor RCS, which is in the main switching path through transistor Q1, should be connected to power ground (PGND). Compensation network components, resistor dividers, and bypass capacitors should be referenced to quiet ground (GND). Bypass capacitors should be connected as close to the IC as possible.

**ORDERING INFORMATION**


| Device       | Package              | Shipping <sup>†</sup> |
|--------------|----------------------|-----------------------|
| NCS29001DR2G | SOIC-14<br>(Pb-Free) | 3000 / Tape & Reel    |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# NCS29001

## PACKAGE DIMENSIONS

SOIC-14 NB  
CASE 751A-03  
ISSUE K




### NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: MILLIMETERS.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF AT MAXIMUM MATERIAL CONDITION.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSIONS.
5. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.

| DIM | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
|     | MIN         | MAX  | MIN       | MAX   |
| A   | 1.35        | 1.75 | 0.054     | 0.068 |
| A1  | 0.10        | 0.25 | 0.004     | 0.010 |
| A3  | 0.19        | 0.25 | 0.008     | 0.010 |
| b   | 0.35        | 0.49 | 0.014     | 0.019 |
| D   | 8.55        | 8.75 | 0.337     | 0.344 |
| E   | 3.80        | 4.00 | 0.150     | 0.157 |
| e   | 1.27 BSC    |      | 0.050 BSC |       |
| H   | 5.80        | 6.20 | 0.228     | 0.244 |
| h   | 0.25        | 0.50 | 0.010     | 0.019 |
| L   | 0.40        | 1.25 | 0.016     | 0.049 |
| M   | 0°          | 7°   | 0°        | 7°    |

### SOLDERING FOOTPRINT\*



DIMENSIONS: MILLIMETERS

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
Email: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

N. American Technical Support: 800-282-9855 Toll Free  
USA/Canada  
Europe, Middle East and Africa Technical Support:  
Phone: 421 33 790 2910  
Japan Customer Focus Center  
Phone: 81-3-5817-1050

ON Semiconductor Website: [www.onsemi.com](http://www.onsemi.com)

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative